JPS6455788A - Data interpolating device for digital signal - Google Patents
Data interpolating device for digital signalInfo
- Publication number
- JPS6455788A JPS6455788A JP21239787A JP21239787A JPS6455788A JP S6455788 A JPS6455788 A JP S6455788A JP 21239787 A JP21239787 A JP 21239787A JP 21239787 A JP21239787 A JP 21239787A JP S6455788 A JPS6455788 A JP S6455788A
- Authority
- JP
- Japan
- Prior art keywords
- data
- difference
- primary difference
- present
- primary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To obtain an interpolation value close to a true value even when erroneous data are continuous by obtaining a primary difference due to the difference between present data and preceding data, and a secondary difference due to the difference between a present primary difference and a preceding primary difference and operating them. CONSTITUTION:By subtracting the previous data with a delaying device DL1 from the present data inputted to the delaying device DL1 by a subtracter SB1, data A10 of a primary difference are outputted from a difference device A1. By subtracting the data of the previous primary difference obtained by a delaying device DL2 from the present primary difference data with a subtracter SB2, the data A20 of the secondary difference are outputted. First, the time string controlled by a timing generating device 4 is inputted from an error correcting circuit 2 to an interpolating device 1. At such a time, when the error of the data cannot be corrected by the circuit 2, switches S1-S3 are switched to a contact (b) side, and the output of an adder AD2 is transferred to a D/A converter 3 as an interpolation value. By the constitution, even when the erroneous data are continuous, the interpolation value close to the inherent value can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21239787A JPS6455788A (en) | 1987-08-25 | 1987-08-25 | Data interpolating device for digital signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21239787A JPS6455788A (en) | 1987-08-25 | 1987-08-25 | Data interpolating device for digital signal |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6455788A true JPS6455788A (en) | 1989-03-02 |
Family
ID=16621909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21239787A Pending JPS6455788A (en) | 1987-08-25 | 1987-08-25 | Data interpolating device for digital signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6455788A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01276925A (en) * | 1988-04-28 | 1989-11-07 | Matsushita Electric Ind Co Ltd | Digital recording and reproducing device |
EP0734022A1 (en) * | 1995-03-24 | 1996-09-25 | Sony Corporation | Method and apparatus for interpolating digital data |
US6101625A (en) * | 1997-05-23 | 2000-08-08 | Nec Corporation | Method and apparatus for performing error correcting process with small memory capacity |
-
1987
- 1987-08-25 JP JP21239787A patent/JPS6455788A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01276925A (en) * | 1988-04-28 | 1989-11-07 | Matsushita Electric Ind Co Ltd | Digital recording and reproducing device |
EP0734022A1 (en) * | 1995-03-24 | 1996-09-25 | Sony Corporation | Method and apparatus for interpolating digital data |
US5774478A (en) * | 1995-03-24 | 1998-06-30 | Sony Corporation | Interpolation circuit for interpolating error data block generated in Σ modulated data stream |
MY119368A (en) * | 1995-03-24 | 2005-05-31 | Sony Corp | Interpolation circuit for interpolating error data block generated in ( ) modulated data stream, reproducing apparatus or storage apparatus adapted from interpolation circuit, and method for interpolation |
US6101625A (en) * | 1997-05-23 | 2000-08-08 | Nec Corporation | Method and apparatus for performing error correcting process with small memory capacity |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56115026A (en) | Analog-digital converter | |
JPS55115753A (en) | Pcm signal transmission method | |
AU566962B2 (en) | Echo cancellor | |
JPS6455788A (en) | Data interpolating device for digital signal | |
JPH066630Y2 (en) | Distortion reduction circuit for D / A converter | |
KR920015749A (en) | Time Shift-to-Step Analog-to-Digital Converters and Apparatuses and Methods thereof | |
DE3262334D1 (en) | Regenerator for digital signals with quantized feedback | |
ES8703068A1 (en) | Sampling rate converter for delta modulated signals. | |
AU587418B2 (en) | An apparatus for generating a velocity error signal | |
JPS5337365A (en) | Correcting method of d/a converting error for d/a converter | |
JPS5738092A (en) | Compensator for differentiation phase | |
SU720769A1 (en) | Device for handling signals with amplitude-phase modulation | |
DE69721183D1 (en) | Digital signal reproduction | |
JP3144086B2 (en) | Disturbance addition signal generation circuit | |
CA2067493A1 (en) | Component signal sampling circuit and reproducing circuit | |
JPS5639615A (en) | Feedback type digital filter | |
JPS55166333A (en) | Digital phase modulator | |
JPS5571315A (en) | Limit cycle reduction system of digital filter | |
SU862367A1 (en) | Automatic corrector of band non-synchronized channels | |
JPS6429173A (en) | Velocity modulation signal generating circuit | |
JPS57129562A (en) | Extracting system of carrier wave | |
JPS6439520A (en) | Resolver digital converting device | |
KR940008512A (en) | Digital Convergence Device Using Difference Between Convergence Data | |
JPS55166339A (en) | Offset compensating circuit | |
EP0131261A3 (en) | A convolution processor |