JPS6451744A - Test loopback control circuit for data line terminator - Google Patents
Test loopback control circuit for data line terminatorInfo
- Publication number
- JPS6451744A JPS6451744A JP62209087A JP20908787A JPS6451744A JP S6451744 A JPS6451744 A JP S6451744A JP 62209087 A JP62209087 A JP 62209087A JP 20908787 A JP20908787 A JP 20908787A JP S6451744 A JPS6451744 A JP S6451744A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data line
- line terminator
- data
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
PURPOSE:To conduct the test of a data line terminator without intermitting the communication between data terminal equipments by decreasing the signal speed of transmission/reception of a data terminal station equipment during test setting. CONSTITUTION:The test state is recognized by an external input signal SW in a data line terminator 100 at the test setting side to control selectors 2, 8, 9, 10 and a multiplexer 7. The selector 2 sends a timing signal TIM having a speed of N(M-1)/Mbit/S from a timing signal generator 1 to a data terminal equipment 200. The multiplexer 7 multiplexes a loopback signal of N/Mbit/S from a loopback signal generator selected by the selector 8 and a transmission data SD of the N(M-1)bit/S from the data terminal equipment 200 are multiplexed to generate the multiplex signal of Nbit/S. The selector 10 selects the multiplex signal and sends the result as a transmission signal T to the data line 300. The similar operation is applied even in the data line terminator to be tested side.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62209087A JPH0687570B2 (en) | 1987-08-21 | 1987-08-21 | Test loopback control circuit for data line terminator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62209087A JPH0687570B2 (en) | 1987-08-21 | 1987-08-21 | Test loopback control circuit for data line terminator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6451744A true JPS6451744A (en) | 1989-02-28 |
JPH0687570B2 JPH0687570B2 (en) | 1994-11-02 |
Family
ID=16567059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62209087A Expired - Lifetime JPH0687570B2 (en) | 1987-08-21 | 1987-08-21 | Test loopback control circuit for data line terminator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0687570B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04116450U (en) * | 1991-03-29 | 1992-10-19 | 宏 吉原 | Car phone receiver |
-
1987
- 1987-08-21 JP JP62209087A patent/JPH0687570B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04116450U (en) * | 1991-03-29 | 1992-10-19 | 宏 吉原 | Car phone receiver |
Also Published As
Publication number | Publication date |
---|---|
JPH0687570B2 (en) | 1994-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5265089A (en) | Loopback test circuit | |
KR900000704B1 (en) | Time division exchange | |
KR950013098A (en) | Multiplexing device with one or more low speed interface circuits connected by bus | |
EP0369802A3 (en) | Network system | |
US4967406A (en) | Subsignal transmitting system | |
JPS6451744A (en) | Test loopback control circuit for data line terminator | |
US4628502A (en) | Data and signaling time slot transfer and processing system for a set of multiplex lines | |
EP0233518A3 (en) | Circuit for the exchange of binary signals, especially for pcm signals | |
JPH05136758A (en) | Multiple speed converter | |
KR100252835B1 (en) | Multi/demultiplexing and speed conversion device of time divided signal | |
DE3462651D1 (en) | Switching system | |
KR940006743B1 (en) | Subscriber testing environment system of tdx-10 isdn | |
KR0134925B1 (en) | An optic multiplexer | |
JPS5455306A (en) | Multi-address communication system of time-division switchboard | |
KR930009628B1 (en) | Controlling memory and maintenance circuit | |
KR0132636Y1 (en) | Data line connector using single communication line | |
JPS56162562A (en) | Monitor device for communication circuit | |
KR930006558B1 (en) | Apparatus for time switchng in able inter-module call link | |
JPS57199354A (en) | Time division multiplexing device | |
JPS5672552A (en) | Multiplex transmission system | |
JP3056072B2 (en) | Time division multiplexer | |
KR950002291A (en) | Digital transmission | |
JPS62232224A (en) | Loopback test method | |
JPS62281624A (en) | Multi-frame system | |
JPS56166653A (en) | Circuit terminator |