JPS6451594A - Ic card - Google Patents
Ic cardInfo
- Publication number
- JPS6451594A JPS6451594A JP62208594A JP20859487A JPS6451594A JP S6451594 A JPS6451594 A JP S6451594A JP 62208594 A JP62208594 A JP 62208594A JP 20859487 A JP20859487 A JP 20859487A JP S6451594 A JPS6451594 A JP S6451594A
- Authority
- JP
- Japan
- Prior art keywords
- routine
- time
- reset signal
- command
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Credit Cards Or The Like (AREA)
Abstract
PURPOSE:To develop an applied program freely without considering a test program by selecting the execution of the applied program and the test program according to a prescribed signal obtained from a data input and output terminal within a prescribed time after a reset signal is received. CONSTITUTION:At the time of inputting the reset signal from a reset signal terminal P3, a branch routine 8b in a processing 8 according to the test program is executed. In the branch routine 8b, within the prescribed time after the reset signal is received from an I/O terminal P5, at the time of receiving no signal for instructing the test program 8a, an initializing routine 7a in a processing 7 according to the applied program is executed to execute a prescribed initialization. Then, the processing is shifted to a command receiving routine 7b and in this routine 7b, a command input from an external input and output device is waited for through the I/O terminal P5. Thereafter, at the time of inputting the command, any of processing programs 7c-7e is executed according to a command input value to return to the command receiving routine 7b again after the execution.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62208594A JPS6451594A (en) | 1987-08-21 | 1987-08-21 | Ic card |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62208594A JPS6451594A (en) | 1987-08-21 | 1987-08-21 | Ic card |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6451594A true JPS6451594A (en) | 1989-02-27 |
Family
ID=16558785
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62208594A Pending JPS6451594A (en) | 1987-08-21 | 1987-08-21 | Ic card |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6451594A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2663441A1 (en) * | 1990-06-15 | 1991-12-20 | Mitsubishi Electric Corp | INTEGRATED CIRCUIT CARD. |
-
1987
- 1987-08-21 JP JP62208594A patent/JPS6451594A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2663441A1 (en) * | 1990-06-15 | 1991-12-20 | Mitsubishi Electric Corp | INTEGRATED CIRCUIT CARD. |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55153054A (en) | Logic circuit simulation system | |
MY127147A (en) | Restarting translated instructions | |
BE894179A (en) | DYNAMICALLY PROGRAMMABLE PROCESSING ELEMENT | |
EP0079393A4 (en) | Figure processing method. | |
JPS6451594A (en) | Ic card | |
JPS6444509A (en) | High speed input/output module and plc device | |
JPS5750007A (en) | Numeric controller | |
EP0378242B1 (en) | Integrated circuit with a debug environment | |
JPS57161962A (en) | Communicating method between processors | |
JPS57191729A (en) | System initializing system | |
JPS5744869A (en) | Integrated signal processing circuit | |
JPS6441026A (en) | Integrated circuit | |
JPS6472241A (en) | Hardware debugger | |
Novik et al. | Formal description language for binary vectors, and program for computing their signatures. | |
JPS5647804A (en) | Execution control device of sequential controller | |
KR960003994Y1 (en) | Data setting device of portable communication apparatus | |
EP0504515A3 (en) | Memory emulation test system in which undesirable microprocessor reset is precluded | |
JPS57197653A (en) | Control device of microprogram | |
JPS55166759A (en) | Computer system | |
GONZALEZ | A general purpose computer architecture investigation facility | |
JPS5745941A (en) | Semiconductor integrated circuit device | |
JPS5789165A (en) | Multicontrol system of external storage device | |
JPS6446865A (en) | Microprocessor | |
JPS5547547A (en) | Control device | |
JPS5625281A (en) | Address control system |