JPS6442625U - - Google Patents
Info
- Publication number
- JPS6442625U JPS6442625U JP1987137073U JP13707387U JPS6442625U JP S6442625 U JPS6442625 U JP S6442625U JP 1987137073 U JP1987137073 U JP 1987137073U JP 13707387 U JP13707387 U JP 13707387U JP S6442625 U JPS6442625 U JP S6442625U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- comparator
- compares
- magnitude
- differential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Pulse Circuits (AREA)
Description
第1図は本考案に係る可変デイレイ回路の一実
施例を示した図、第2図は第1図各部の信号のタ
イムチヤート、第3図は本考案の別の構成例を示
す図、第4図は第3図回路の各部の信号のタイム
チヤート、第5図は従来例を示す図、第6図は第
5図各部の信号のタイムチヤートである。
1……バツフア、6,7,12……コンパレー
タ、21〜24……積分器。
FIG. 1 is a diagram showing an embodiment of the variable delay circuit according to the present invention, FIG. 2 is a time chart of signals of each part in FIG. 1, and FIG. 3 is a diagram showing another example of the configuration of the present invention. 4 is a time chart of signals at various parts of the circuit shown in FIG. 3, FIG. 5 is a diagram showing a conventional example, and FIG. 6 is a time chart of signals at various parts of the circuit shown in FIG. 1... Buffer, 6, 7, 12... Comparator, 21-24... Integrator.
Claims (1)
出力するバツフアと、 一方の差動信号に基づく信号bと比較電圧Vr
の大小を比べる第1のコンパレータ6と、 他方の差動信号に基づく信号eと比較電圧Vr
の大小を比べる第2のコンパレータ7と、 第1と第2のコンパレータの出力に基づく信号
g,hを導入し、これの大小を比べる第3のコン
パレータ12と、 を備えたことを特徴とする可変デイレイ回路。[Claims for Utility Model Registration] A buffer that receives a pulsed input signal and outputs differential signals a and b, and a signal b based on one differential signal and a comparison voltage Vr.
A first comparator 6 compares the magnitude of the signal e based on the other differential signal and the comparison voltage Vr.
A third comparator 12 introduces signals g and h based on the outputs of the first and second comparators and compares the magnitude thereof. Variable delay circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987137073U JPH0727694Y2 (en) | 1987-09-08 | 1987-09-08 | Variable delay circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987137073U JPH0727694Y2 (en) | 1987-09-08 | 1987-09-08 | Variable delay circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6442625U true JPS6442625U (en) | 1989-03-14 |
JPH0727694Y2 JPH0727694Y2 (en) | 1995-06-21 |
Family
ID=31398170
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987137073U Expired - Lifetime JPH0727694Y2 (en) | 1987-09-08 | 1987-09-08 | Variable delay circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0727694Y2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06185246A (en) * | 1992-09-18 | 1994-07-05 | Nisshin Kensetsu Kogyo Kk | Temporary perforated tent |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6043917A (en) * | 1983-08-22 | 1985-03-08 | Fujitsu Ltd | Clock phase adjusting circuit |
JPS6068714A (en) * | 1983-09-26 | 1985-04-19 | Hitachi Ltd | Delay circuit |
-
1987
- 1987-09-08 JP JP1987137073U patent/JPH0727694Y2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6043917A (en) * | 1983-08-22 | 1985-03-08 | Fujitsu Ltd | Clock phase adjusting circuit |
JPS6068714A (en) * | 1983-09-26 | 1985-04-19 | Hitachi Ltd | Delay circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06185246A (en) * | 1992-09-18 | 1994-07-05 | Nisshin Kensetsu Kogyo Kk | Temporary perforated tent |
Also Published As
Publication number | Publication date |
---|---|
JPH0727694Y2 (en) | 1995-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6442625U (en) | ||
JPS6356826U (en) | ||
JPS63163028U (en) | ||
JPS63140731U (en) | ||
JPS5834438U (en) | Waveform shaping circuit | |
JPH0223120U (en) | ||
JPS645522U (en) | ||
JPS63181074U (en) | ||
JPH0361727U (en) | ||
JPS62180366U (en) | ||
JPS63187416U (en) | ||
JPH02130131U (en) | ||
JPS63178921U (en) | ||
JPS6157756U (en) | ||
JPH03110663U (en) | ||
JPS6333254U (en) | ||
JPS648842U (en) | ||
JPS62158677U (en) | ||
JPH0243027U (en) | ||
JPS6140043U (en) | Differential A/D converter | |
JPH0170164U (en) | ||
JPH02130116U (en) | ||
JPH0170436U (en) | ||
JPH0370424U (en) | ||
JPS63136427U (en) |