JPS6438827A - First-in first-out buffer control system - Google Patents

First-in first-out buffer control system

Info

Publication number
JPS6438827A
JPS6438827A JP62195891A JP19589187A JPS6438827A JP S6438827 A JPS6438827 A JP S6438827A JP 62195891 A JP62195891 A JP 62195891A JP 19589187 A JP19589187 A JP 19589187A JP S6438827 A JPS6438827 A JP S6438827A
Authority
JP
Japan
Prior art keywords
buffer
write
read
transfer rate
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62195891A
Other languages
Japanese (ja)
Inventor
Shinichi Kubo
Kentaro Miyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62195891A priority Critical patent/JPS6438827A/en
Publication of JPS6438827A publication Critical patent/JPS6438827A/en
Pending legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)

Abstract

PURPOSE:To reduce the buffer capacity by bracketing the write address signal and the read address signal to a first-in first-off (FIFO) buffer consisting of two blocks. CONSTITUTION:A multiplexer 80 separates the write address signal and the read address signal to a FIFO buffer 50. In case of write of data of a block to the buffer 50, a write address control means 60 designates the write address to the buffer 50 by the output of an incorporated write address counter 61 and a signal indicating the transfer rate to write data. In case of read of data of the block from the buffer 50, a read address control means designates the read address of the buffer 50 by the output of an incorporated read address counter 71 and the signal indicating the transfer rate to read data. Consequently, the difference of transfer rate is increased and the difference of transfer rate is absorbed by the buffer having a certain capacity.
JP62195891A 1987-08-05 1987-08-05 First-in first-out buffer control system Pending JPS6438827A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62195891A JPS6438827A (en) 1987-08-05 1987-08-05 First-in first-out buffer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62195891A JPS6438827A (en) 1987-08-05 1987-08-05 First-in first-out buffer control system

Publications (1)

Publication Number Publication Date
JPS6438827A true JPS6438827A (en) 1989-02-09

Family

ID=16348706

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62195891A Pending JPS6438827A (en) 1987-08-05 1987-08-05 First-in first-out buffer control system

Country Status (1)

Country Link
JP (1) JPS6438827A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593184A (en) * 1991-09-30 1993-04-16 Nisshin Chem Kogyo Kk Antistatic coating agent, treatment of molding therewith and molding treated therewith

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5420377A (en) * 1977-07-15 1979-02-15 Matsushita Electric Works Ltd Automatic flusher

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5420377A (en) * 1977-07-15 1979-02-15 Matsushita Electric Works Ltd Automatic flusher

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0593184A (en) * 1991-09-30 1993-04-16 Nisshin Chem Kogyo Kk Antistatic coating agent, treatment of molding therewith and molding treated therewith

Similar Documents

Publication Publication Date Title
JPS6419438A (en) Hot stand-by memory copy system
ES8103406A1 (en) Buffer storage apparatus and data path concentrator incorporating this buffer storage apparatus.
KR960008470B1 (en) Apparatus for transferring bit stream data adaptively in the moving picture
EP0141742A3 (en) Buffer system for input/output portion of digital data processing system
JPS57164331A (en) Buffer controller
CA2046720A1 (en) Nonsynchronous channel/dasd communication system
CA1266130C (en) Circular first-in, first-out buffer
ES8407225A1 (en) Multi-device apparatus synchronized to the slowest device.
CA2064323A1 (en) Atm cell multiplexing device capable of reducing an accessing speed to a fifo memory thereof
ATE322774T1 (en) SYNCHRONOUS DIGITAL TRANSMISSION SYSTEM
JPS55115121A (en) Input and output control unit possible for duplicated recording
JPS6438827A (en) First-in first-out buffer control system
JPS55135955A (en) Magnetic disk control device of double recording system
JPS57120144A (en) Data transfer system
JPS56118132A (en) Dma data transferring system
JPS57146356A (en) Data transfer controller
JPS5676861A (en) Floppy disk controller
JPS6448169A (en) Data communication system
JPS56105520A (en) Data transfer control unit
JPS5733472A (en) Memory access control system
JPS5466732A (en) Data buffer control unit in data transfer unit
JPS55127637A (en) Data transfer buffer circuit
KR960008468B1 (en) Apparatus for transferring bit stream data in the moving picture and audio decoding system
JPS6429926A (en) Fifo circuit
JPS5471527A (en) Magnetic bubble memory unit