JPS6424463U - - Google Patents
Info
- Publication number
- JPS6424463U JPS6424463U JP12013087U JP12013087U JPS6424463U JP S6424463 U JPS6424463 U JP S6424463U JP 12013087 U JP12013087 U JP 12013087U JP 12013087 U JP12013087 U JP 12013087U JP S6424463 U JPS6424463 U JP S6424463U
- Authority
- JP
- Japan
- Prior art keywords
- internal circuit
- connection terminal
- external connection
- output
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Description
図は本考案のＩＣ装置の一実施例の構成を説明
する図である。
図において、１は内部回路、２は入力信号端子、
３は入力信号保持レジスタ、４は出力信号保持レ
ジスタ、５は出力信号端子、１１はスキヤンアウ
ト回路である。
The figure is a diagram illustrating the configuration of an embodiment of the IC device of the present invention. In the figure, 1 is an internal circuit, 2 is an input signal terminal,
3 is an input signal holding register, 4 is an output signal holding register, 5 is an output signal terminal, and 11 is a scan-out circuit.
Claims (1)
力する入力信号と該内部回路１から外部接続端子
５に出力する出力信号とをそれぞれ記憶する信号
保持レジスタ３，４と、該信号保持レジスタ３，
４に格納された信号を当該ＩＣ装置の外部に送出
する手段１１とを前記内部回路と同一装置に具備
してなることを特徴とするＩＣ装置。 Signal holding registers 3 and 4 respectively store input signals input from the external connection terminal 2 of the IC device to the internal circuit 1 and output signals output from the internal circuit 1 to the external connection terminal 5;
1. An IC device comprising: means 11 for transmitting signals stored in the IC device 4 to the outside of the IC device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12013087U JPS6424463U (en) | 1987-08-04 | 1987-08-04 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12013087U JPS6424463U (en) | 1987-08-04 | 1987-08-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6424463U true JPS6424463U (en) | 1989-02-09 |
Family
ID=31365963
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12013087U Pending JPS6424463U (en) | 1987-08-04 | 1987-08-04 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6424463U (en) |
-
1987
- 1987-08-04 JP JP12013087U patent/JPS6424463U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6424463U (en) | ||
| JPH01174952U (en) | ||
| JPH0267441U (en) | ||
| JPH0161731U (en) | ||
| JPS5977043U (en) | Ultrasonic detection device | |
| JPH0436652U (en) | ||
| JPH01120677U (en) | ||
| JPS61196345U (en) | ||
| JPH02138340U (en) | ||
| JPS63147035U (en) | ||
| JPS58191715U (en) | isolated amplifier | |
| JPH0343735U (en) | ||
| JPH0416700U (en) | ||
| JPS5911354U (en) | electronic cash register | |
| JPS59166294U (en) | electronic musical instruments | |
| JPS62158535U (en) | ||
| JPS63168700U (en) | ||
| JPS62158567U (en) | ||
| JPS5890405U (en) | I/O auxiliary device for sequencer | |
| JPS5997472U (en) | Logic analyzer trigger setting circuit | |
| JPS6327943U (en) | ||
| JPS60193599U (en) | Noise removal device in echo circuit | |
| JPH0463087U (en) | ||
| JPS61180303U (en) | ||
| JPS5828453U (en) | telephone recording device |