JPS6423358A - Advance read control system - Google Patents

Advance read control system

Info

Publication number
JPS6423358A
JPS6423358A JP17967387A JP17967387A JPS6423358A JP S6423358 A JPS6423358 A JP S6423358A JP 17967387 A JP17967387 A JP 17967387A JP 17967387 A JP17967387 A JP 17967387A JP S6423358 A JPS6423358 A JP S6423358A
Authority
JP
Japan
Prior art keywords
memory
data
invalid
advance reading
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17967387A
Other languages
Japanese (ja)
Inventor
Toru Tejima
Shoichi Kawahara
Tatsuji Hamamura
Shigeaki Kawamata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Original Assignee
Fujitsu Dai Ichi Communications Software Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Dai Ichi Communications Software Ltd, Fujitsu Ltd filed Critical Fujitsu Dai Ichi Communications Software Ltd
Priority to JP17967387A priority Critical patent/JPS6423358A/en
Publication of JPS6423358A publication Critical patent/JPS6423358A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To prevent the deterioration of the processing seed of an information processing system by excluding completely the invalid advance reading actions with a channel controller and reducing the invalid load against a main memory. CONSTITUTION:The working of an advance reading control means 100 of a channel controller 1 is stopped when it is detected that a transfer request of data is given to an input/output controller 5b from a main memory 3 while this memory 3 is transferring (200) data to another input/output controller 5a. Therefore the means 100 works to carry out an advance reading action when the data are transferred continuously to the same input/output controller from the memory 3. However, the means 100 does not work when the data are transferred to different input/output controllers from the memory 3. As a result, the invalid advance reading actions are avoided and the reactive load of the memory 3 is reduced. Then the deterioration of the processing speed is prevented for an information processing system.
JP17967387A 1987-07-17 1987-07-17 Advance read control system Pending JPS6423358A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17967387A JPS6423358A (en) 1987-07-17 1987-07-17 Advance read control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17967387A JPS6423358A (en) 1987-07-17 1987-07-17 Advance read control system

Publications (1)

Publication Number Publication Date
JPS6423358A true JPS6423358A (en) 1989-01-26

Family

ID=16069874

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17967387A Pending JPS6423358A (en) 1987-07-17 1987-07-17 Advance read control system

Country Status (1)

Country Link
JP (1) JPS6423358A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6028590U (en) * 1983-08-02 1985-02-26 株式会社シマノ bicycle rear derailleur

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6028590U (en) * 1983-08-02 1985-02-26 株式会社シマノ bicycle rear derailleur

Similar Documents

Publication Publication Date Title
ES487173A1 (en) Input/output controller for a data processing system.
JPS5611510A (en) Numerical control system
EP0381249A3 (en) Data processing apparatus having an input/output controller for controlling interruptions
ES8500476A1 (en) Stored program control with word and bit processor.
JPS6423358A (en) Advance read control system
JPS57182257A (en) Data interchange system of data processing system
EP0297891A3 (en) Apparatus and method for main memory unit protection using access and fault logic signals
JPS6462704A (en) High speed working system
ATE188788T1 (en) INPUT-OUTPUT CONTROL THAT HAS INPUT/OUTPUT WINDOWS WITH ADDRESS RANGES AND HAS READ PREVIOUS AND LATER WRITE CAPABILITY
JPS6478361A (en) Data processing system
JPS56105538A (en) Data processing device
JPS56116138A (en) Input and output controller
EP0269370A3 (en) Memory access controller
JPS57193807A (en) Numerical controller
EP0342021A3 (en) System for restructuring input/output control system
JPS643706A (en) Controller
JPS54145447A (en) Input-output control system
JPS5481041A (en) Data processing system
JPS6423359A (en) Advance reading switch system
JPS56135266A (en) Data processing system
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
KR940009830B1 (en) Control logic device
JPS57134761A (en) Multi-processor operation controller
EP0330110A3 (en) Direct memory access controller
JPS57117054A (en) Data transfer controller of memory