JPS6411947B2 - - Google Patents
Info
- Publication number
- JPS6411947B2 JPS6411947B2 JP5167078A JP5167078A JPS6411947B2 JP S6411947 B2 JPS6411947 B2 JP S6411947B2 JP 5167078 A JP5167078 A JP 5167078A JP 5167078 A JP5167078 A JP 5167078A JP S6411947 B2 JPS6411947 B2 JP S6411947B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- horizontal
- circuit
- character
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims 3
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 13
- 101100325756 Arabidopsis thaliana BAM5 gene Proteins 0.000 description 3
- 101150046378 RAM1 gene Proteins 0.000 description 3
- 101100476489 Rattus norvegicus Slc20a2 gene Proteins 0.000 description 3
- 239000002699 waste material Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Digital Computer Display Output (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5167078A JPS54143026A (en) | 1978-04-28 | 1978-04-28 | Cathode-ray display tube control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5167078A JPS54143026A (en) | 1978-04-28 | 1978-04-28 | Cathode-ray display tube control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54143026A JPS54143026A (en) | 1979-11-07 |
JPS6411947B2 true JPS6411947B2 (en, 2012) | 1989-02-27 |
Family
ID=12893306
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5167078A Granted JPS54143026A (en) | 1978-04-28 | 1978-04-28 | Cathode-ray display tube control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54143026A (en, 2012) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58123583A (ja) * | 1982-01-19 | 1983-07-22 | 日本電気株式会社 | 情報処理装置 |
JPS58187988A (ja) * | 1982-04-28 | 1983-11-02 | 株式会社日立製作所 | 文字図形表示装置 |
-
1978
- 1978-04-28 JP JP5167078A patent/JPS54143026A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS54143026A (en) | 1979-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4620289A (en) | Video display system | |
US4668947A (en) | Method and apparatus for generating cursors for a raster graphic display | |
US4357604A (en) | Variable size character display | |
US4570161A (en) | Raster scan digital display system | |
US4063232A (en) | System for improving the resolution of alpha-numeric characters displayed on a cathode ray tube | |
US4695967A (en) | High speed memory access circuit of CRT display unit | |
US3955189A (en) | Data display terminal having data storage and transfer apparatus employing matrix notation addressing | |
JPS627552B2 (en, 2012) | ||
US4345244A (en) | Video output circuit for high resolution character generator in a digital display unit | |
US4617564A (en) | Graphic display system with display line scan based other than power of 2 refresh memory based on power of 2 | |
US4390780A (en) | LSI Timing circuit for a digital display employing a modulo eight counter | |
US4581611A (en) | Character display system | |
JPS6411947B2 (en, 2012) | ||
US4417318A (en) | Arrangement for control of the operation of a random access memory in a data processing system | |
JPS60205486A (ja) | データ表示装置 | |
KR950008023B1 (ko) | 래스터 주사 표시 시스템 | |
JP3081946B2 (ja) | キャラクタジェネレータ及び映像表示装置 | |
US5467109A (en) | Circuit for generating data of a letter to be displayed on a screen | |
JPS632116B2 (en, 2012) | ||
JPH0441831B2 (en, 2012) | ||
US4780708A (en) | Display control system | |
JPS6228473B2 (en, 2012) | ||
KR920001023Y1 (ko) | 멀티화면 기입 어드레스 제어회로 | |
EP0057314B1 (en) | Lsi timing circuit for a digital display employing a modulo eight counter | |
EP0195998B1 (en) | Display controller |