JPS6399559A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS6399559A JPS6399559A JP61245823A JP24582386A JPS6399559A JP S6399559 A JPS6399559 A JP S6399559A JP 61245823 A JP61245823 A JP 61245823A JP 24582386 A JP24582386 A JP 24582386A JP S6399559 A JPS6399559 A JP S6399559A
- Authority
- JP
- Japan
- Prior art keywords
- wiring board
- wiring
- semiconductor
- semiconductor chips
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H10W90/754—
Landscapes
- Combinations Of Printed Boards (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245823A JPS6399559A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245823A JPS6399559A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6399559A true JPS6399559A (ja) | 1988-04-30 |
| JPH0567070B2 JPH0567070B2 (enExample) | 1993-09-24 |
Family
ID=17139384
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61245823A Granted JPS6399559A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6399559A (enExample) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0645519A (ja) * | 1992-07-24 | 1994-02-18 | Nec Corp | マルチチップモジュール |
| US5362986A (en) * | 1993-08-19 | 1994-11-08 | International Business Machines Corporation | Vertical chip mount memory package with packaging substrate and memory chip pairs |
| US5463251A (en) * | 1992-07-08 | 1995-10-31 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor package having improved durability |
| US6191493B1 (en) | 1993-02-18 | 2001-02-20 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package and manufacturing method of the same |
| KR100587024B1 (ko) * | 1998-12-24 | 2007-12-12 | 주식회사 하이닉스반도체 | 3차원 적층형 마이크로 비지에이 패키지 |
| WO2019054190A1 (ja) * | 2017-09-12 | 2019-03-21 | Necプラットフォームズ株式会社 | 電子機器、モジュール基板 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53160750U (enExample) * | 1977-05-24 | 1978-12-16 |
-
1986
- 1986-10-15 JP JP61245823A patent/JPS6399559A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS53160750U (enExample) * | 1977-05-24 | 1978-12-16 |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5463251A (en) * | 1992-07-08 | 1995-10-31 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor package having improved durability |
| JPH0645519A (ja) * | 1992-07-24 | 1994-02-18 | Nec Corp | マルチチップモジュール |
| US6191493B1 (en) | 1993-02-18 | 2001-02-20 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package and manufacturing method of the same |
| US5362986A (en) * | 1993-08-19 | 1994-11-08 | International Business Machines Corporation | Vertical chip mount memory package with packaging substrate and memory chip pairs |
| KR100587024B1 (ko) * | 1998-12-24 | 2007-12-12 | 주식회사 하이닉스반도체 | 3차원 적층형 마이크로 비지에이 패키지 |
| WO2019054190A1 (ja) * | 2017-09-12 | 2019-03-21 | Necプラットフォームズ株式会社 | 電子機器、モジュール基板 |
| JP2019050339A (ja) * | 2017-09-12 | 2019-03-28 | Necプラットフォームズ株式会社 | 電子機器、モジュール基板 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0567070B2 (enExample) | 1993-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10468380B2 (en) | Stackable microelectronic package structures | |
| US6376914B2 (en) | Dual-die integrated circuit package | |
| US9728495B2 (en) | Reconfigurable PoP | |
| JPH08504060A (ja) | Icマイクロプロセッサ用で、構造的にicマイクロプロセッサに組み合わされたicメモリー積層を含むモジュール | |
| JP2003110084A (ja) | 半導体装置 | |
| JPH0715969B2 (ja) | マルチチツプ集積回路パツケージ及びそのシステム | |
| JPS5892230A (ja) | 半導体装置 | |
| KR101409946B1 (ko) | 적층형 마이크로전자 패키지 | |
| JP4538830B2 (ja) | 半導体装置 | |
| JP2001156251A (ja) | 半導体装置 | |
| JPS6399559A (ja) | 半導体装置 | |
| JPH11260999A (ja) | ノイズを低減した積層半導体装置モジュール | |
| JPH038110B2 (enExample) | ||
| JP2002033443A (ja) | 半導体モジュール | |
| JPH09107067A (ja) | 半導体装置 | |
| JPS62260353A (ja) | 半導体装置 | |
| JPH0533829B2 (enExample) | ||
| JP3813489B2 (ja) | 積層型半導体装置 | |
| KR100876896B1 (ko) | 적층 반도체 패키지 | |
| JPS6399560A (ja) | 半導体装置 | |
| JPS5988863A (ja) | 半導体装置 | |
| KR100235495B1 (ko) | 반도체 장치 | |
| JPS6047448A (ja) | 半導体集積回路装置 | |
| KR20230026903A (ko) | 반도체 패키지 | |
| JPH02244753A (ja) | 集積回路装置 |