JPS6397287U - - Google Patents
Info
- Publication number
- JPS6397287U JPS6397287U JP19243886U JP19243886U JPS6397287U JP S6397287 U JPS6397287 U JP S6397287U JP 19243886 U JP19243886 U JP 19243886U JP 19243886 U JP19243886 U JP 19243886U JP S6397287 U JPS6397287 U JP S6397287U
- Authority
- JP
- Japan
- Prior art keywords
- connectors
- receiving
- electronic circuit
- circuit packages
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000037431 insertion Effects 0.000 claims 1
- 238000003780 insertion Methods 0.000 claims 1
Landscapes
- Details Of Connecting Devices For Male And Female Coupling (AREA)
- Mounting Of Printed Circuit Boards And The Like (AREA)
Description
第１図は本願考案の一実施例を示す電子回路パ
ツケージの実装構造の要部斜視図、第２図は第１
図に示す電子回路パツケージの実装構造の縦断面
図、第３図は第１図に示す実装構造におけるバツ
クパネルの正面図、第４図は従来の電子回路パツ
ケージの実装構造を示すバツクパネルの正面図で
ある。
図において、１０は装置ユニツト、１１はバツ
クパネル、１２は受コネクタ列、１３は受コネク
タ、１４は電子回路パツケージ、１５はコネクタ
をそれぞれ示す。
FIG. 1 is a perspective view of the main parts of the mounting structure of an electronic circuit package showing one embodiment of the present invention, and FIG.
3 is a front view of the back panel in the mounting structure shown in FIG. 1, and FIG. 4 is a front view of the back panel showing the mounting structure of the conventional electronic circuit package. be. In the figure, 10 is a device unit, 11 is a back panel, 12 is a row of receiving connectors, 13 is a receiving connector, 14 is an electronic circuit package, and 15 is a connector.
Claims (1)
の電子回路パツケージ１４の各々に複数個のコネ
クタ１５を設け、装置ユニツトのバツクパネル１
１には各々の電子回路パツケージのコネクタに接
続される複数個の受コネクタ１３からなる受コネ
クタ列１２を電子回路パツケージの配列方向に配
列して設け、電子回路パツケージのコネクタをバ
ツクパネル上の受コネクタ列内の受コネクタに接
続する電子回路パツケージの実装構造において、 各電子回路パツケージ１４及び各受コネクタ列
１２内にそれぞれ形状の異なる複数種類のコネク
タ及び受コネクタの中から選択した組合せの複数
個のコネクタ１５及び受コネクタ１３をそれぞれ
配置し、 相互にコネクタ１５の誤挿入を防止する必要が
ある受コネクタ列１２内の受コネクタ１３及びそ
れらに対応するコネクタ１５の組合せを互いに異
ならせたことを特徴とする電子回路パツケージの
実装構造。[Claims for Utility Model Registration] Each of the plurality of electronic circuit packages 14 arranged in parallel within the device unit 10 is provided with a plurality of connectors 15, and the back panel 1 of the device unit is provided with a plurality of connectors 15.
1 is provided with a receiving connector row 12 consisting of a plurality of receiving connectors 13 connected to the connectors of each electronic circuit package arranged in the arrangement direction of the electronic circuit packages, and the connectors of the electronic circuit packages are connected to the receiving connectors on the back panel. In the mounting structure of electronic circuit packages connected to receiving connectors in a row, each electronic circuit package 14 and each receiving connector row 12 include a plurality of types of connectors with different shapes and a plurality of combinations selected from among the receiving connectors. The connectors 15 and the receiving connectors 13 are arranged respectively, and the combinations of the receiving connectors 13 and the corresponding connectors 15 in the receiving connector row 12 that need to prevent incorrect insertion of the connectors 15 are made different from each other. Mounting structure of electronic circuit package.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19243886U JPH0436159Y2 (en) | 1986-12-16 | 1986-12-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19243886U JPH0436159Y2 (en) | 1986-12-16 | 1986-12-16 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6397287U true JPS6397287U (en) | 1988-06-23 |
| JPH0436159Y2 JPH0436159Y2 (en) | 1992-08-26 |
Family
ID=31147518
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19243886U Expired JPH0436159Y2 (en) | 1986-12-16 | 1986-12-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0436159Y2 (en) |
-
1986
- 1986-12-16 JP JP19243886U patent/JPH0436159Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0436159Y2 (en) | 1992-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01118492U (en) | ||
| JPS6397287U (en) | ||
| JPS58144850U (en) | Structure of multi-terminal integrated circuit case | |
| JPH032564U (en) | ||
| JPS6247186U (en) | ||
| JPS6257280U (en) | ||
| JPS6422090U (en) | ||
| JPS6294695U (en) | ||
| JPS5877072U (en) | Substrate for mounting semiconductor elements | |
| JPS647785U (en) | ||
| JPS60167371U (en) | Mounting structure of double back board | |
| JPH0282889U (en) | ||
| JPS62160482U (en) | ||
| JPS5946432U (en) | push button device | |
| JPH0183380U (en) | ||
| JPS62150880U (en) | ||
| JPS59117190U (en) | Mounting structure of electrical appliances | |
| JPH0232684U (en) | ||
| JPH0375525U (en) | ||
| JPS62176977U (en) | ||
| JPS6119987U (en) | Connector for printed wiring board | |
| JPS5979031U (en) | Shelf mounting structure | |
| JPS63188931U (en) | ||
| JPH0273224U (en) | ||
| JPS62123092U (en) |