JPS6392487U - - Google Patents
Info
- Publication number
- JPS6392487U JPS6392487U JP18767186U JP18767186U JPS6392487U JP S6392487 U JPS6392487 U JP S6392487U JP 18767186 U JP18767186 U JP 18767186U JP 18767186 U JP18767186 U JP 18767186U JP S6392487 U JPS6392487 U JP S6392487U
- Authority
- JP
- Japan
- Prior art keywords
- sampling
- level
- detecting
- frequency
- color
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 claims 4
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Processing Of Color Television Signals (AREA)
Description
第1図は本考案の一実施例を示すブロツク図、
第2図は第1図における判定回路の一例の回路構
成を示すブロツク図、第3図は第1図の回路動作
を説明する波形図であり、Aはノイズが無い場合
、Bはノイズが有る場合をそれぞれ示し、第4図
は従来の回路動作を説明する波形図であり、Aは
ノイズが無い場合、Bはノイズが有る場合をそれ
ぞれ示している。
主要部分の符号の説明、2〜4,7……遅延回
路、5……判別回路、6……切換回路、8……ピ
ークホールド回路。
FIG. 1 is a block diagram showing an embodiment of the present invention.
Fig. 2 is a block diagram showing the circuit configuration of an example of the determination circuit in Fig. 1, and Fig. 3 is a waveform diagram explaining the circuit operation of Fig. 1, where A indicates no noise and B indicates noise. FIG. 4 is a waveform diagram illustrating the conventional circuit operation, and A shows the case where there is no noise, and B shows the case where there is noise. Explanation of symbols of main parts, 2 to 4, 7... Delay circuit, 5... Discrimination circuit, 6... Switching circuit, 8... Peak hold circuit.
Claims (1)
ースト信号をサンプリングしかつ隣り合う少なく
とも3つのサンプル点の各サンプリングレベルを
検出する手段と、この少なくとも3つのサンプリ
ングレベルのうちの中間値を選択する手段と、こ
の選択されたサンプリングレベルのうちのピーク
値を1水平走査期間毎にホールドする手段とを含
み、このホールド出力に基づいてバーストレベル
を検出することを特徴とするバーストレベル検出
回路。 means for sampling the color burst signal at a frequency that is a predetermined multiple of the color subcarrier frequency and detecting each sampling level of at least three adjacent sample points; and means for selecting an intermediate value among the at least three sampling levels. , a means for holding a peak value of the selected sampling level for each horizontal scanning period, and detecting a burst level based on the hold output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18767186U JPS6392487U (en) | 1986-12-05 | 1986-12-05 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18767186U JPS6392487U (en) | 1986-12-05 | 1986-12-05 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6392487U true JPS6392487U (en) | 1988-06-15 |
Family
ID=31138346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18767186U Pending JPS6392487U (en) | 1986-12-05 | 1986-12-05 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6392487U (en) |
-
1986
- 1986-12-05 JP JP18767186U patent/JPS6392487U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6392487U (en) | ||
JPS63108285U (en) | ||
JPS6425281U (en) | ||
JPS6268384U (en) | ||
JPS6356826U (en) | ||
JPS61111272U (en) | ||
JPS6390387U (en) | ||
JPS5996983U (en) | Signal selection scanning circuit | |
JPS60167465U (en) | Vertical blanking pulse generation circuit | |
JPH039591U (en) | ||
JPH03102105U (en) | ||
JPS6428063U (en) | ||
JPS6356873U (en) | ||
JPS63163028U (en) | ||
JPS6338483U (en) | ||
JPS6277464U (en) | ||
JPS62201540U (en) | ||
JPS63158058U (en) | ||
JPS61111271U (en) | ||
JPS6437902U (en) | ||
JPS63117115U (en) | ||
JPS61102968U (en) | ||
JPS62181075U (en) | ||
JPS63147038U (en) | ||
JPS6331684U (en) |