JPS638832A - スワツプ・スタツク制御方式 - Google Patents

スワツプ・スタツク制御方式

Info

Publication number
JPS638832A
JPS638832A JP15252986A JP15252986A JPS638832A JP S638832 A JPS638832 A JP S638832A JP 15252986 A JP15252986 A JP 15252986A JP 15252986 A JP15252986 A JP 15252986A JP S638832 A JPS638832 A JP S638832A
Authority
JP
Japan
Prior art keywords
stack
swap
stacks
address
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15252986A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0511328B2 (enExample
Inventor
Yoshinori Ueno
上野　吉徳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15252986A priority Critical patent/JPS638832A/ja
Publication of JPS638832A publication Critical patent/JPS638832A/ja
Publication of JPH0511328B2 publication Critical patent/JPH0511328B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP15252986A 1986-06-28 1986-06-28 スワツプ・スタツク制御方式 Granted JPS638832A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15252986A JPS638832A (ja) 1986-06-28 1986-06-28 スワツプ・スタツク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15252986A JPS638832A (ja) 1986-06-28 1986-06-28 スワツプ・スタツク制御方式

Publications (2)

Publication Number Publication Date
JPS638832A true JPS638832A (ja) 1988-01-14
JPH0511328B2 JPH0511328B2 (enExample) 1993-02-15

Family

ID=15542428

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15252986A Granted JPS638832A (ja) 1986-06-28 1986-06-28 スワツプ・スタツク制御方式

Country Status (1)

Country Link
JP (1) JPS638832A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220039593A (ko) * 2020-09-21 2022-03-29 주식회사 커피앤두 커피 드립 백

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5616248A (en) * 1979-07-17 1981-02-17 Matsushita Electric Ind Co Ltd Processing system for interruption

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5616248A (en) * 1979-07-17 1981-02-17 Matsushita Electric Ind Co Ltd Processing system for interruption

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220039593A (ko) * 2020-09-21 2022-03-29 주식회사 커피앤두 커피 드립 백

Also Published As

Publication number Publication date
JPH0511328B2 (enExample) 1993-02-15

Similar Documents

Publication Publication Date Title
US8020169B2 (en) Context switching system having context cache and a register file for the save and restore context operation
US4771380A (en) Virtual vector registers for vector processing system
JPS60501382A (ja) プロセス間通信を行うマイクロコンピュ−タ
CN85109064A (zh) 翻译机性能的扩大方式
JPS638832A (ja) スワツプ・スタツク制御方式
JP3571656B2 (ja) ポインタレジスタ装置およびポインタ値の更新方法
JPS62151940A (ja) レジスタ退避／復帰方式
JP3145545B2 (ja) メモリアクセス装置
JP2752902B2 (ja) ベクトル処理装置
JPH0668725B2 (ja) データ処理システムにおける割込条件に応答する装置及び非同期割込条件に応答する方法
JP2547219B2 (ja) ベクトルデータのアクセス制御装置及び方法
JPS626374A (ja) ベクトル処理装置
JPH10240569A (ja) 計算機のトレース装置
JPH0713765A (ja) 高速データ転送装置
JPH0212308A (ja) データ交換方式
JPH06161720A (ja) コンピュータシステム
JPS6239779B2 (enExample)
JPH08297583A (ja) 割り込み処理装置およびその方法
JPH01261763A (ja) Ｄｍａ転送制御装置
JPS5960481A (ja) Ｃｒｔコントロ−ラ
JPH02191054A (ja) ブログラムローディング方式
JPH02236650A (ja) スワツプデータバツフア装置
JPH09160786A (ja) マイクロプロセッサ
JPS59184950A (ja) プログラム実行方式
JPH08235135A (ja) 通信レジスタ付並列計算機

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees