JPS6380850U - - Google Patents

Info

Publication number
JPS6380850U
JPS6380850U JP17540886U JP17540886U JPS6380850U JP S6380850 U JPS6380850 U JP S6380850U JP 17540886 U JP17540886 U JP 17540886U JP 17540886 U JP17540886 U JP 17540886U JP S6380850 U JPS6380850 U JP S6380850U
Authority
JP
Japan
Prior art keywords
heat dissipation
resin
dissipation fin
semiconductor device
buried
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17540886U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP17540886U priority Critical patent/JPS6380850U/ja
Publication of JPS6380850U publication Critical patent/JPS6380850U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【図面の簡単な説明】
第1図a,bはそれぞれこの考案の一実施例の
構造を示す側面図、底面図、第2図a,bはそれ
ぞれ従来のこの種の半導体装置の一例の構造を示
す側面図、底面図である。 1……リード、2……タブ部、3……放熱フイ
ン、4……穴、5……半導体ペレツト、6……ボ
ンデイングワイヤー、7……モールド樹脂、8…
…ノツチ部。なお図中、同一符号は同一または相
当する部分を示す。

Claims (1)

    【実用新案登録請求の範囲】
  1. リードフレームのタブ部に一体に形成された放
    熱フインを備え、該放熱フインの一部分が埋もれ
    る状態に樹脂封止されてなる半導体装置において
    、放熱フインの樹脂に埋もれる部分につぶし加工
    してノツチ部を設け、放熱フインと樹脂との密着
    性を高めたことを特徴とする半導体装置。
JP17540886U 1986-11-17 1986-11-17 Pending JPS6380850U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17540886U JPS6380850U (ja) 1986-11-17 1986-11-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17540886U JPS6380850U (ja) 1986-11-17 1986-11-17

Publications (1)

Publication Number Publication Date
JPS6380850U true JPS6380850U (ja) 1988-05-27

Family

ID=31114704

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17540886U Pending JPS6380850U (ja) 1986-11-17 1986-11-17

Country Status (1)

Country Link
JP (1) JPS6380850U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006313830A (ja) * 2005-05-09 2006-11-16 Nippon Inter Electronics Corp 半導体装置の製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006313830A (ja) * 2005-05-09 2006-11-16 Nippon Inter Electronics Corp 半導体装置の製造方法
JP4693136B2 (ja) * 2005-05-09 2011-06-01 日本インター株式会社 半導体装置の製造方法

Similar Documents

Publication Publication Date Title
JPH0258345U (ja)
JPH0369248U (ja)
JPS6380850U (ja)
JPH0312429U (ja)
JPH03117844U (ja)
JPS6183045U (ja)
JPS61171257U (ja)
JPH03101542U (ja)
JPS6163849U (ja)
JPH03101524U (ja)
JPS61182036U (ja)
JPH0226261U (ja)
JPS625644U (ja)
JPS6397241U (ja)
JPS59112951U (ja) 絶縁物封止半導体装置
JPS61156257U (ja)
JPS62128636U (ja)
JPH01140843U (ja)
JPS6435755U (ja)
JPS62131447U (ja)
JPH0467346U (ja)
JPS61207037U (ja)
JPH0472640U (ja)
JPS62145344U (ja)
JPS62120359U (ja)