JPS6367669B2 - - Google Patents
Info
- Publication number
- JPS6367669B2 JPS6367669B2 JP55113950A JP11395080A JPS6367669B2 JP S6367669 B2 JPS6367669 B2 JP S6367669B2 JP 55113950 A JP55113950 A JP 55113950A JP 11395080 A JP11395080 A JP 11395080A JP S6367669 B2 JPS6367669 B2 JP S6367669B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- disconnection
- cable
- signal holding
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/54—Testing for continuity
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/52—Testing for short-circuits, leakage current or ground faults
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/58—Testing of lines, cables or conductors
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
Description
【発明の詳細な説明】
本発明は、計算機、計測器の架内信号ケーブル
等に用いられるケーブル断線試験装置に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a cable breakage testing device used for overhead signal cables of computers and measuring instruments.
一般に、計算機、計測器の架内信号ケーブルは
精密さを要求され、従つて、振動試験をも加えて
ケーブルの断線状態を試験している。従来の試験
装置は、ケーブルの両端の相対する信号ピンをリ
ード棒によつて接触させ、導通したときにブザー
あるいはランプ等の表示部を駆動させたり、ある
いは、リード棒の代りに自動的に複数のケーブル
を順次走査して、導通したときにブザーあるいは
ランプ等の表示部を駆動させていた。しかしなが
ら、このような従来形においては、断線状態が発
生後に復旧した場合には断線状態を見落したり、
また、瞬間たとえば10-9秒のオーダの断線状態は
検出できないという問題点があつた。 In general, overhead signal cables for computers and measuring instruments are required to be very precise, so vibration tests are also added to test for disconnection of the cables. Conventional test equipment connects opposing signal pins at both ends of a cable using lead rods, and when continuity is established, drives a display such as a buzzer or lamp, or automatically connects multiple signal pins in place of the lead rods. The cables were scanned sequentially, and when conduction occurred, a display unit such as a buzzer or lamp was activated. However, in this conventional method, if the disconnection condition is restored after it occurs, the disconnection condition may be overlooked, or the disconnection condition may be overlooked.
Another problem was that it was impossible to detect a momentary disconnection on the order of, for example, 10 -9 seconds.
本発明の目的は、一日断線状態が発生したとき
には該断線状態を保持するという構想にもとづ
き、断線状態が復旧したり、あるいは瞬断線状態
が発生してもブザーあるいはランプ等の表示部の
駆動を保持し、前述の従来形における問題点を解
決することにある。 The purpose of the present invention is based on the concept of maintaining the disconnection state when the disconnection state occurs for one day, and even if the disconnection state is restored or a momentary disconnection state occurs, the display unit such as a buzzer or lamp is driven. The objective is to maintain this and solve the problems in the conventional type described above.
以下、図面により本発明を説明する。 The present invention will be explained below with reference to the drawings.
添付図は本発明の一実施例とてのケーブル断線
試験装置の回路図である。図において、被試験ケ
ーブル１はコネクタ２，３に接続されている。試
験中にあつては、コネクタ２側は接地されてい
る。コネクタ３側の各線l1，l2，……，lnは抵抗
ＲおよびキヤパシタＣにより構成される検出回路
４―１，４―２，……，４―ｎに接続され、ま
た、各検出回路４―１，４―２，……，４―ｎは
RSフリツプフロツプFFを中心として構成される
信号保持回路５―１，５―２，……，５―ｎに接
続され、さらに、各信号保持回路５―１，５―
２，……，５―ｎはブザーにより構成される表示
回路６―１，６―２，……，６―ｎに接続されて
いる。すべてのフリツプフロツプFFのリセツト
入力はリセツト回路７に接続されている。以下に
動作を説明する。 The attached figure is a circuit diagram of a cable breakage testing device as an embodiment of the present invention. In the figure, a cable under test 1 is connected to connectors 2 and 3. During the test, the connector 2 side is grounded. Each wire l 1 , l 2 , ..., ln on the connector 3 side is connected to a detection circuit 4-1, 4-2, ..., 4-n composed of a resistor R and a capacitor C, and each detection circuit 4-1, 4-2, ..., 4-n are
It is connected to the signal holding circuits 5-1, 5-2, ..., 5-n, which are configured around the RS flip-flop FF, and each signal holding circuit 5-1, 5-n is connected to the RS flip-flop FF.
2, . . . , 5-n are connected to display circuits 6-1, 6-2, . The reset inputs of all flip-flops FF are connected to a reset circuit 7. The operation will be explained below.
始めに、リセツト回路７のスイツチSWを傾倒
することによりすべてのフリツプフロツプFFを
リセツトしておく。従つて、たとえば、信号保持
回路５―１において、フリツプフロツプFFの出
力Ｑの電位はゼロ、従つて、インバータI2の出力
節点P2の電位は＋Ｖとなり、表示回路６―１は
駆動しない。すなわち、すべての表示回路６―
１，６―２，……，６―ｎは駆動していない状態
となる。次に、試験中にあつて、被試験ケーブル
１が正常であれば、各検出回路４―１，４―２，
……，４―ｎの節点P1の電位はゼロであり、従
つて信号保持回路５―１，５―２，……，５―ｎ
のインバータI1の電位は＋Ｖに保持され、フリツ
プフロツプFFはセツトされない。 First, all flip-flops FF are reset by tilting the switch SW of the reset circuit 7. Therefore, for example, in the signal holding circuit 5-1, the potential of the output Q of the flip-flop FF is zero, and therefore the potential of the output node P2 of the inverter I2 is +V, and the display circuit 6-1 is not driven. That is, all display circuits 6-
1, 6-2, . . . , 6-n are not driven. Next, during the test, if the cable under test 1 is normal, each detection circuit 4-1, 4-2,
..., 4-n, the potential of node P 1 is zero, so the signal holding circuits 5-1, 5-2, ..., 5-n
The potential of inverter I1 is held at +V, and flip-flop FF is not set.
他方、被試験ケーブル１に断線が発生すると、
たとえば、線l1に対応する箇所に断線が発生する
と、検出回路４―１の節点P1の電位は上昇して
＋Ｖとなる。この結果、信号保持回路５―１のイ
ンバータI1の出力電位は低下してゼロとなり、フ
リツプフロツプFFはセツトされることになる。
従つて、節点P2の電位はゼロに保持され、表示
回路６―１が駆動されブザーが鳴動することにな
る。このような状態はリセツト回路７によつてフ
リツプフロツプFFがリセツトされない限り、保
持される。このように、被試験ケーブル１に一旦
断線が発生すると、あるいは瞬断線でも発生する
と、該当する信号保持回路のフリツプフロツプが
セツトされて断線状態が保持され、この結果、表
示回路の駆動も保持される。 On the other hand, if a disconnection occurs in the cable under test 1,
For example, if a disconnection occurs at a location corresponding to the line l1 , the potential at the node P1 of the detection circuit 4-1 increases to +V. As a result, the output potential of the inverter I1 of the signal holding circuit 5-1 decreases to zero, and the flip-flop FF is set.
Therefore, the potential at the node P2 is held at zero, the display circuit 6-1 is driven, and the buzzer sounds. This state is maintained unless the flip-flop FF is reset by the reset circuit 7. In this way, once a disconnection occurs in the cable under test 1, or even a momentary disconnection, the flip-flop of the corresponding signal holding circuit is set to maintain the disconnected state, and as a result, the drive of the display circuit is also maintained. .
なお、上述の実施例において、表示回路６―
１，６―２，……，６―ｎとしてブザーを用いて
いるが、他のもの、たとえば、ランプあるいは発
光ダイオードを用いることもできる。また、検出
回路４―１〜４―ｎ、信号保持回路５―５〜５―
ｎ、リセツト回路７は製造する場合に１つもしく
は２つ以上のプリント板に１括して製造すること
ができる。 Note that in the above embodiment, the display circuit 6--
Although buzzers are used as 1, 6-2, . . . , 6-n, other devices such as lamps or light emitting diodes can also be used. In addition, detection circuits 4-1 to 4-n, signal holding circuits 5-5 to 5-
n. When manufacturing the reset circuit 7, it can be manufactured all at once on one or more printed boards.
以上説明したように本発明によれば、断線状態
が復旧したり、あるいは断線が瞬時であつても、
表示部としてのブザーの鳴動あるいはランプの点
灯を保持しているので、いかなる断線状態も検出
することができ、前述の従来形における問題点の
解決に役立つものである。 As explained above, according to the present invention, even if the disconnection state is restored or the disconnection is instantaneous,
Since the buzzer sounds or the lamp remains lit as a display, any disconnection can be detected, which is useful in solving the problems of the conventional type described above.
添付図は本発明の一実施例としてのケーブル断
線試験装置の回路図である。
１：被試験ケーブル、２，３：コネクタ、４―
１〜４―ｎ：検出回路、５―１〜５―ｎ：信号保
持回路、６―１〜６―ｎ：表示回路。
The attached figure is a circuit diagram of a cable breakage testing device as an embodiment of the present invention. 1: Cable under test, 2, 3: Connector, 4-
1 to 4-n: detection circuit, 5-1 to 5-n: signal holding circuit, 6-1 to 6-n: display circuit.
Claims (1)
状態を検出する検出回路と、該検出回路に接続さ
れ前記ケーブルが断線状態になつたときに該検出
回路によつてセツトされる信号保持回路と、該信
号保持回路によつて駆動される表示回路とを具備
することを特徴とするケーブル断線試験装置。1. A detection circuit connected to a cable and detecting the connection or disconnection state of the cable; a signal holding circuit connected to the detection circuit and set by the detection circuit when the cable becomes disconnected; A cable breakage test device comprising: a display circuit driven by a signal holding circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55113950A JPS5739361A (en) | 1980-08-21 | 1980-08-21 | Cable disconnection tester |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55113950A JPS5739361A (en) | 1980-08-21 | 1980-08-21 | Cable disconnection tester |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5739361A JPS5739361A (en) | 1982-03-04 |
| JPS6367669B2 true JPS6367669B2 (en) | 1988-12-27 |
Family
ID=14625263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55113950A Granted JPS5739361A (en) | 1980-08-21 | 1980-08-21 | Cable disconnection tester |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5739361A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6093946U (en) * | 1983-12-02 | 1985-06-26 | 古河電気工業株式会社 | Optical cable with disconnection alarm |
| KR100678833B1 (en) * | 2000-07-24 | 2007-02-05 | 주식회사 케이티 | T / B bus cable disconnection detection device of exchange |
-
1980
- 1980-08-21 JP JP55113950A patent/JPS5739361A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5739361A (en) | 1982-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100529779C (en) | Line open-short circuit tester | |
| US4651084A (en) | Fault test apparatus for conductors of multiconductor cable | |
| JPH07181225A (en) | Resistance measurement-based configuration to check the integrity of travel path ground connections in electronic component handling equipment | |
| JPS6367669B2 (en) | ||
| CN1126197C (en) | Device and method for securing integrity of blind autodock electrical connection | |
| JPH02118470A (en) | Burn-in device | |
| JP2802760B2 (en) | Connector disconnection detection circuit | |
| KR0179093B1 (en) | Test adapter board checker | |
| JPH0130429B2 (en) | ||
| KR100251802B1 (en) | Cable inspection equipment | |
| JPH0411180Y2 (en) | ||
| JPS6317015Y2 (en) | ||
| JPH0136146Y2 (en) | ||
| JPS5850477A (en) | Checking device for connection of multicore cable | |
| JPS5832458Y2 (en) | safety retainer | |
| JPH0829474A (en) | Wiring test equipment | |
| JPS62153778A (en) | Burn-in board of burn-in apparatus for semiconductor apparatus | |
| JPH02216065A (en) | Level checker | |
| JPH0113542B2 (en) | ||
| JPH03242562A (en) | Insulation testing apparatus | |
| JPH02198424A (en) | Active matrix substrate | |
| JPH06130108A (en) | Printed circuit board test method | |
| JPS6058424B2 (en) | Cable inspection adapter | |
| JPS61161461A (en) | Conductivity tester | |
| JPS63232281A (en) | System for detecting insufficiently mounted part of printed board |