JPS6356547B2 - - Google Patents
Info
- Publication number
- JPS6356547B2 JPS6356547B2 JP17231285A JP17231285A JPS6356547B2 JP S6356547 B2 JPS6356547 B2 JP S6356547B2 JP 17231285 A JP17231285 A JP 17231285A JP 17231285 A JP17231285 A JP 17231285A JP S6356547 B2 JPS6356547 B2 JP S6356547B2
- Authority
- JP
- Japan
- Prior art keywords
- read
- memory
- address
- character font
- plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 17
- 238000012937 correction Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000011435 rock Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
- Controls And Circuits For Display Device (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60172312A JPS6145500A (ja) | 1985-08-07 | 1985-08-07 | 文字フオントの読み出し専用メモリ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60172312A JPS6145500A (ja) | 1985-08-07 | 1985-08-07 | 文字フオントの読み出し専用メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6145500A JPS6145500A (ja) | 1986-03-05 |
JPS6356547B2 true JPS6356547B2 (zh) | 1988-11-08 |
Family
ID=15939578
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60172312A Granted JPS6145500A (ja) | 1985-08-07 | 1985-08-07 | 文字フオントの読み出し専用メモリ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6145500A (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1793266B1 (en) | 2005-12-05 | 2017-03-08 | Semiconductor Energy Laboratory Co., Ltd. | Transflective Liquid Crystal Display with a Horizontal Electric Field Configuration |
WO2020100206A1 (ja) * | 2018-11-13 | 2020-05-22 | Smc株式会社 | マルチ‐チラー |
-
1985
- 1985-08-07 JP JP60172312A patent/JPS6145500A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6145500A (ja) | 1986-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4775979A (en) | Error correction system | |
US5537425A (en) | Parity-based error detection in a memory controller | |
US5768294A (en) | Memory implemented error detection and correction code capable of detecting errors in fetching data from a wrong address | |
US6981196B2 (en) | Data storage method for use in a magnetoresistive solid-state storage device | |
JPS6115238A (ja) | エラ−訂正方法 | |
US4456980A (en) | Semiconductor memory device | |
MY130268A (en) | Three-dimensional memory array and method for storing data bits and ecc bits therein | |
US5450423A (en) | Data error correcting/detecting system and apparatus compatible with different data bit memory packages | |
WO1983001523A1 (en) | Error-correcting memory with low storage overhead and fast correction mechanism | |
US5751745A (en) | Memory implemented error detection and correction code with address parity bits | |
KR880010362A (ko) | 어드레스 라인 오류 테스트 방법 | |
US5761221A (en) | Memory implemented error detection and correction code using memory modules | |
JPH01158698A (ja) | 半導体メモリ | |
KR100272153B1 (ko) | 3치기억 반도체기억시스템 | |
JPS6356547B2 (zh) | ||
US4163281A (en) | Method and apparatus for the rotation of a binary-data matrix, intended particularly to be used as a storage unit having a two-way access mode for electronic computers | |
US5392294A (en) | Diagnostic tool and method for locating the origin of parasitic bit faults in a memory array | |
JPH11120088A (ja) | エラー検出装置とそれを備えたコンピュータ・システム | |
JP3163124B2 (ja) | 電子スチルカメラ装置 | |
JPH02146200A (ja) | 電気的に消去可能なプログラマブルロム装置 | |
JPS6223902B2 (zh) | ||
SU1111206A1 (ru) | Оперативное запоминающее устройство с коррекцией информации | |
JPH0756640B2 (ja) | 記憶装置 | |
JPS6349860A (ja) | E↑2prom使用方式 | |
JPH03147041A (ja) | エラー訂正システム |