JPS6355449U - - Google Patents

Info

Publication number
JPS6355449U
JPS6355449U JP1986147950U JP14795086U JPS6355449U JP S6355449 U JPS6355449 U JP S6355449U JP 1986147950 U JP1986147950 U JP 1986147950U JP 14795086 U JP14795086 U JP 14795086U JP S6355449 U JPS6355449 U JP S6355449U
Authority
JP
Japan
Prior art keywords
bonding
package
pin terminal
positions
utility
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1986147950U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986147950U priority Critical patent/JPS6355449U/ja
Publication of JPS6355449U publication Critical patent/JPS6355449U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/682Shapes or dispositions thereof comprising holes having chips therein
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5449Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/547Dispositions of multiple bond wires
    • H10W72/5475Dispositions of multiple bond wires multiple bond wires connected to common bond pads at both ends of the wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/931Shapes of bond pads
    • H10W72/932Plan-view shape, i.e. in top view
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1986147950U 1986-09-26 1986-09-26 Pending JPS6355449U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986147950U JPS6355449U (enExample) 1986-09-26 1986-09-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986147950U JPS6355449U (enExample) 1986-09-26 1986-09-26

Publications (1)

Publication Number Publication Date
JPS6355449U true JPS6355449U (enExample) 1988-04-13

Family

ID=31061780

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986147950U Pending JPS6355449U (enExample) 1986-09-26 1986-09-26

Country Status (1)

Country Link
JP (1) JPS6355449U (enExample)

Similar Documents

Publication Publication Date Title
JPS6355449U (enExample)
JPH01171047U (enExample)
JPH0415856U (enExample)
JPH02101535U (enExample)
JPH01165637U (enExample)
JPH0332425U (enExample)
JPS6322751U (enExample)
JPS6289157U (enExample)
JPH0474463U (enExample)
JPS62134240U (enExample)
JPS63149550U (enExample)
JPS6379653U (enExample)
JPH01123342U (enExample)
JPS63147831U (enExample)
JPS63182533U (enExample)
JPH029441U (enExample)
JPS6255350U (enExample)
JPH0193744U (enExample)
JPS6413126U (enExample)
JPH0339856U (enExample)
JPH02114931U (enExample)
JPS6312835U (enExample)
JPS633162U (enExample)
JPS63124756U (enExample)
JPS6298237U (enExample)