JPS6351608B2 - - Google Patents
Info
- Publication number
- JPS6351608B2 JPS6351608B2 JP58018149A JP1814983A JPS6351608B2 JP S6351608 B2 JPS6351608 B2 JP S6351608B2 JP 58018149 A JP58018149 A JP 58018149A JP 1814983 A JP1814983 A JP 1814983A JP S6351608 B2 JPS6351608 B2 JP S6351608B2
- Authority
- JP
- Japan
- Prior art keywords
- amplifier
- signal
- output
- value
- gain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000009499 grossing Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/18—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1814983A JPS59144218A (ja) | 1983-02-08 | 1983-02-08 | 多値識別器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1814983A JPS59144218A (ja) | 1983-02-08 | 1983-02-08 | 多値識別器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59144218A JPS59144218A (ja) | 1984-08-18 |
JPS6351608B2 true JPS6351608B2 (es) | 1988-10-14 |
Family
ID=11963550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1814983A Granted JPS59144218A (ja) | 1983-02-08 | 1983-02-08 | 多値識別器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59144218A (es) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61236217A (ja) * | 1985-04-11 | 1986-10-21 | Nec Corp | オフセツト電圧補正回路 |
JPS6272227A (ja) * | 1985-09-26 | 1987-04-02 | Fujitsu Ltd | 自動利得制御回路 |
JP4886927B2 (ja) * | 2000-05-31 | 2012-02-29 | 三陽機器株式会社 | プッシュプルケーブルの連結機構 |
EP1473831A1 (en) * | 2003-04-28 | 2004-11-03 | CoreOptics, Inc., c/o The Corporation Trust Center | Method and circuit for controlling amplification |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5027346A (es) * | 1973-04-11 | 1975-03-20 | ||
JPS5597731A (en) * | 1979-01-22 | 1980-07-25 | Hitachi Ltd | Analog-digital converter |
-
1983
- 1983-02-08 JP JP1814983A patent/JPS59144218A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5027346A (es) * | 1973-04-11 | 1975-03-20 | ||
JPS5597731A (en) * | 1979-01-22 | 1980-07-25 | Hitachi Ltd | Analog-digital converter |
Also Published As
Publication number | Publication date |
---|---|
JPS59144218A (ja) | 1984-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4602374A (en) | Multi-level decision circuit | |
EP0180969A2 (en) | Automatic level control circuit for an AD converter | |
US3731199A (en) | Multilevel signal transmission system | |
KR100313079B1 (ko) | 음성디지탈화방법과장치 | |
US5438593A (en) | Adaptive threshold decision device for multistate modulation | |
US5243625A (en) | Receiver for multivalued digital signals | |
GB2072981A (en) | Adaptive decision level circuit arrangement | |
EP0157598B1 (en) | Device operable like an automatic level control circuit for decoding a multivalued signal | |
US5509030A (en) | RF receiver AGC incorporating time domain equalizer circuity | |
US6043766A (en) | Distributive encoder for encoding error signals which represent signal peak errors in data signals for identifying erroneous signal baseline, peak and equalization conditions | |
JPH0681164B2 (ja) | 符号変調方式 | |
JPS6351608B2 (es) | ||
GB2191354A (en) | Automatic offset compensating bipolar a/d converter circuit | |
US4227183A (en) | Analog to digital converting device | |
US4549165A (en) | Dynamic voltage reference apparatus for A/D converters | |
GB1576980A (en) | Digital signal transmission system | |
JPH0213969B2 (es) | ||
JPH0611122B2 (ja) | 多値識別回路 | |
JPH0669187B2 (ja) | 多値識別回路 | |
US4912728A (en) | Analog-to-digital converter for stepped square QAM demodulators | |
JPH0478213B2 (es) | ||
JPH02226847A (ja) | 多値am信号復調回路 | |
JPS61236217A (ja) | オフセツト電圧補正回路 | |
JPH066227A (ja) | アナログ−デジタルコンバータ | |
JPH04326626A (ja) | 軟判定回路 |