JPS6350757B2 - - Google Patents

Info

Publication number
JPS6350757B2
JPS6350757B2 JP55186696A JP18669680A JPS6350757B2 JP S6350757 B2 JPS6350757 B2 JP S6350757B2 JP 55186696 A JP55186696 A JP 55186696A JP 18669680 A JP18669680 A JP 18669680A JP S6350757 B2 JPS6350757 B2 JP S6350757B2
Authority
JP
Japan
Prior art keywords
circuit
logic
output
terminal
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55186696A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57111799A (en
Inventor
Junji Nishiura
Yasuhiro Kawada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Priority to JP55186696A priority Critical patent/JPS57111799A/ja
Publication of JPS57111799A publication Critical patent/JPS57111799A/ja
Publication of JPS6350757B2 publication Critical patent/JPS6350757B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
JP55186696A 1980-12-29 1980-12-29 Controller for retardation time Granted JPS57111799A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55186696A JPS57111799A (en) 1980-12-29 1980-12-29 Controller for retardation time

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55186696A JPS57111799A (en) 1980-12-29 1980-12-29 Controller for retardation time

Publications (2)

Publication Number Publication Date
JPS57111799A JPS57111799A (en) 1982-07-12
JPS6350757B2 true JPS6350757B2 (enrdf_load_stackoverflow) 1988-10-11

Family

ID=16193027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55186696A Granted JPS57111799A (en) 1980-12-29 1980-12-29 Controller for retardation time

Country Status (1)

Country Link
JP (1) JPS57111799A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2511857B2 (ja) * 1985-09-30 1996-07-03 株式会社日立製作所 Ｉｉｌ回路の電源回路

Also Published As

Publication number Publication date
JPS57111799A (en) 1982-07-12

Similar Documents

Publication Publication Date Title
US6658582B1 (en) Serial interface circuits having improved data transmitting and receiving capability
US6457148B1 (en) Apparatus for testing semiconductor device
US5295174A (en) Shifting circuit and shift register
US5319369A (en) Parallel-to-serial converter
US4527148A (en) Analog-digital converter
KR100458812B1 (ko) 큰 래치 마진을 확보할 수 있는 반도체 메모리 장치
US4876704A (en) Logic integrated circuit for scan path system
US4819251A (en) High speed non-return-to-zero digital clock recovery apparatus
JPH0946230A (ja) Ｄ／ａコンバータ
EP0276794B1 (en) Data input circuit having latch circuit
US5270696A (en) LCD driver circuit
US5359636A (en) Register control circuit for initialization of registers
JP2967577B2 (ja) 多チャンネルパルス幅変調回路
JPS6350757B2 (enrdf_load_stackoverflow)
US4759042A (en) Parallel-to-serial converter
US20020018539A1 (en) Multi-bit counter
US4741005A (en) Counter circuit having flip-flops for synchronizing carry signals between stages
US4771405A (en) Hidden control bits in a control register
US6553088B1 (en) Digital delay phase locked loop
KR100305027B1 (ko) 지연장치
JPH04129332A (ja) 逐次比較型ａ／ｄ変換装置
JPH09116438A (ja) ディジタル／アナログ変換器
JP2575221B2 (ja) Ｐｌｌ回路
JP3160331B2 (ja) パルス幅変調装置
JP2593017B2 (ja) シリアルデータ転送装置