JPS6343930B2 - - Google Patents

Info

Publication number
JPS6343930B2
JPS6343930B2 JP56035028A JP3502881A JPS6343930B2 JP S6343930 B2 JPS6343930 B2 JP S6343930B2 JP 56035028 A JP56035028 A JP 56035028A JP 3502881 A JP3502881 A JP 3502881A JP S6343930 B2 JPS6343930 B2 JP S6343930B2
Authority
JP
Japan
Prior art keywords
information
transfer
shift register
line
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56035028A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57150034A (en
Inventor
Tetsuya Hanawa
Takeya Tanaka
Akihide Nishama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3502881A priority Critical patent/JPS57150034A/ja
Publication of JPS57150034A publication Critical patent/JPS57150034A/ja
Publication of JPS6343930B2 publication Critical patent/JPS6343930B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP3502881A 1981-03-11 1981-03-11 Information transfer device Granted JPS57150034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3502881A JPS57150034A (en) 1981-03-11 1981-03-11 Information transfer device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3502881A JPS57150034A (en) 1981-03-11 1981-03-11 Information transfer device

Publications (2)

Publication Number Publication Date
JPS57150034A JPS57150034A (en) 1982-09-16
JPS6343930B2 true JPS6343930B2 (enExample) 1988-09-01

Family

ID=12430604

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3502881A Granted JPS57150034A (en) 1981-03-11 1981-03-11 Information transfer device

Country Status (1)

Country Link
JP (1) JPS57150034A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59167151A (ja) * 1983-03-14 1984-09-20 Hitachi Ltd デ−タ伝送方式
JPS60169947U (ja) * 1984-04-17 1985-11-11 日本電気株式会社 パラレル／シリアル変換回路
JPS61123222A (ja) * 1984-11-20 1986-06-11 Mitsubishi Electric Corp 並直列変換器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4918436A (enExample) * 1972-06-12 1974-02-18
JPS5011734A (enExample) * 1973-06-04 1975-02-06

Also Published As

Publication number Publication date
JPS57150034A (en) 1982-09-16

Similar Documents

Publication Publication Date Title
US4740891A (en) Asynchronous state machine
US5175819A (en) Cascadable parallel to serial converter using tap shift registers and data shift registers while receiving input data from FIFO buffer
US4649512A (en) Interface circuit having a shift register inserted between a data transmission unit and a data reception unit
US5365485A (en) Fifo with fast retransmit mode
US4970405A (en) Clock selection circuit for selecting one of a plurality of clock pulse signals
US5079693A (en) Bidirectional FIFO buffer having reread and rewrite means
US4592019A (en) Bus oriented LIFO/FIFO memory
US5262996A (en) FIFO module
US6075392A (en) Circuit for the glitch-free changeover of digital signals
JP3645584B2 (ja) データ転送同期装置
US5459855A (en) Frequency ratio detector for determining fixed frequency ratios in a computer system
EP0484652B1 (en) First-in-first-out buffer
US4380736A (en) Peripheral interface adapter circuit for counter synchronization
JPS6343930B2 (enExample)
US5262997A (en) Extendable FIFO
KR960006293A (ko) 위상고정루프를 구비하는 전송시스템 및 위상고정루프
EP0628913A1 (en) Interrupt signal detection circuit
US7130984B2 (en) First-in first-out memory system with shift register fill indication
EP0498450A2 (en) Serial clock generating circuit
US6055588A (en) Single stage FIFO memory with a circuit enabling memory to be read from and written to during a single cycle from a single clock
US6118312A (en) Clock switch circuit
US5940599A (en) Data processor
US6127870A (en) Output delay circuit
US5249154A (en) Data access controller and method
US6255869B1 (en) Method and apparatus for system resource negotiation