JPS6341102B2 - - Google Patents

Info

Publication number
JPS6341102B2
JPS6341102B2 JP58226389A JP22638983A JPS6341102B2 JP S6341102 B2 JPS6341102 B2 JP S6341102B2 JP 58226389 A JP58226389 A JP 58226389A JP 22638983 A JP22638983 A JP 22638983A JP S6341102 B2 JPS6341102 B2 JP S6341102B2
Authority
JP
Japan
Prior art keywords
address
extended
logical
tlb
virtual address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58226389A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60118952A (ja
Inventor
Yasuo Hirota
Takahito Noda
Juji Kamisaka
Junichi Mizuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58226389A priority Critical patent/JPS60118952A/ja
Publication of JPS60118952A publication Critical patent/JPS60118952A/ja
Publication of JPS6341102B2 publication Critical patent/JPS6341102B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58226389A 1983-11-30 1983-11-30 仮想アドレス制御方式 Granted JPS60118952A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58226389A JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58226389A JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Publications (2)

Publication Number Publication Date
JPS60118952A JPS60118952A (ja) 1985-06-26
JPS6341102B2 true JPS6341102B2 (fi) 1988-08-15

Family

ID=16844354

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58226389A Granted JPS60118952A (ja) 1983-11-30 1983-11-30 仮想アドレス制御方式

Country Status (1)

Country Link
JP (1) JPS60118952A (fi)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04163343A (ja) * 1990-10-22 1992-06-08 Kawashima Textile Manuf Ltd 透光性パイル布帛
JPH04200585A (ja) * 1990-11-30 1992-07-21 Kawashima Textile Manuf Ltd 緞帳等屋内装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5782269A (en) * 1980-11-11 1982-05-22 Fujitsu Ltd Tlb control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5782269A (en) * 1980-11-11 1982-05-22 Fujitsu Ltd Tlb control system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04163343A (ja) * 1990-10-22 1992-06-08 Kawashima Textile Manuf Ltd 透光性パイル布帛
JPH04200585A (ja) * 1990-11-30 1992-07-21 Kawashima Textile Manuf Ltd 緞帳等屋内装置

Also Published As

Publication number Publication date
JPS60118952A (ja) 1985-06-26

Similar Documents

Publication Publication Date Title
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
US5761734A (en) Token-based serialisation of instructions in a multiprocessor system
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JPH08272692A (ja) 仮想アドレス変換方法
JPH10177520A (ja) データプロセッサ及びデータ処理システム
JPH11161547A (ja) データ処理装置用記憶装置、および記憶場所にアクセスする方法
JPH0315211B2 (fi)
JPH04320553A (ja) アドレス変換機構
JPH0350651A (ja) 記憶再配置方法および階層化記憶システム
US7343469B1 (en) Remapping I/O device addresses into high memory using GART
US5375213A (en) Address translation device and method for managing address information using the device
EP0531123B1 (en) A dynamic address translation processing apparatus in a data processing system
JP2930071B2 (ja) 情報処理装置およびプロセッサ
US20050027960A1 (en) Translation look-aside buffer sharing among logical partitions
EP0442474B1 (en) Apparatus and method for controlling cache memory
JPS6341102B2 (fi)
JPH0650480B2 (ja) 多重仮想記憶システムおよびアドレス制御装置
JP2637853B2 (ja) キャッシュメモリ装置
JPS6161143B2 (fi)
JPH02101552A (ja) アドレス変換バッファ処理方式
JP2000267932A (ja) タグアドレス比較装置
JPH05250263A (ja) 仮想プロセッサ方式及び不揮発化記憶方式
JPS6341101B2 (fi)
JPS6136669B2 (fi)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees