JPS6339929B2 - - Google Patents

Info

Publication number
JPS6339929B2
JPS6339929B2 JP58503687A JP50368783A JPS6339929B2 JP S6339929 B2 JPS6339929 B2 JP S6339929B2 JP 58503687 A JP58503687 A JP 58503687A JP 50368783 A JP50368783 A JP 50368783A JP S6339929 B2 JPS6339929 B2 JP S6339929B2
Authority
JP
Japan
Prior art keywords
register
instruction
address
jump
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58503687A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59502040A (ja
Inventor
Karurosu Furanshisuko Hoobaato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
YUNISHISU CORP
Original Assignee
YUNISHISU CORP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by YUNISHISU CORP filed Critical YUNISHISU CORP
Priority claimed from PCT/US1983/001707 external-priority patent/WO1984001843A1/en
Publication of JPS59502040A publication Critical patent/JPS59502040A/ja
Publication of JPS6339929B2 publication Critical patent/JPS6339929B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
JP58503687A 1982-11-03 1983-11-03 サブル−チンヘのジャンプおよびリタ−ンのためのパイプラインがなされたマイクロコントロ−ラ中の多重制御記憶装置 Granted JPS59502040A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US438701 1982-11-03
PCT/US1983/001707 WO1984001843A1 (en) 1982-11-03 1983-11-03 Multiple control stores in a pipelined microcontroller for handling jump and return subroutines

Publications (2)

Publication Number Publication Date
JPS59502040A JPS59502040A (ja) 1984-12-06
JPS6339929B2 true JPS6339929B2 (enrdf_load_stackoverflow) 1988-08-09

Family

ID=22175537

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58503687A Granted JPS59502040A (ja) 1982-11-03 1983-11-03 サブル−チンヘのジャンプおよびリタ−ンのためのパイプラインがなされたマイクロコントロ−ラ中の多重制御記憶装置

Country Status (1)

Country Link
JP (1) JPS59502040A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS59502040A (ja) 1984-12-06

Similar Documents

Publication Publication Date Title
EP0124597B1 (en) Multiple control stores in a pipelined microcontroller for handling jump and return subroutines
US4399505A (en) External microcode operation in a multi-level microprocessor
US4200927A (en) Multi-instruction stream branch processing mechanism
AU628163B2 (en) Method and apparatus for detecting and correcting errors in a pipelined computer system
US5752064A (en) Computer architecture capable of concurrent issuance and execution of general purpose multiple instructions
US3735363A (en) Information processing system employing stored microprogrammed processors and access free field memories
US5119483A (en) Application of state silos for recovery from memory management exceptions
US5006980A (en) Pipelined digital CPU with deadlock resolution
EP0096576A2 (en) Mechanism for creating dependency free code for multiple processing elements
EP0126125B1 (en) Multiple control stores for a pipelined microcontroller
US4305124A (en) Pipelined computer
JPH03129433A (ja) 並列処理装置および並列処理方法
JPS6339931B2 (enrdf_load_stackoverflow)
JPH0774991B2 (ja) デジタルコンピュータに於けるパイプライン化された処理ユニットの動作方法
JPH0429093B2 (enrdf_load_stackoverflow)
US5097407A (en) Artificial intelligence processor
US4551798A (en) Multiple control stores in a pipelined microcontroller for handling nester subroutines
EP0378415A2 (en) Multiple instruction dispatch mechanism
KR100210205B1 (ko) 스톨캐쉬를 제공하기 위한 장치 및 방법
US4173782A (en) Return and link mechanism
EP0010196B1 (en) Control circuit and process for digital storage devices
US5666507A (en) Pipelined microinstruction apparatus and methods with branch prediction and speculative state changing
US5363490A (en) Apparatus for and method of conditionally aborting an instruction within a pipelined architecture
JP2680828B2 (ja) ディジタル装置
JPS6339930B2 (enrdf_load_stackoverflow)