JPS6337416B2 - - Google Patents

Info

Publication number
JPS6337416B2
JPS6337416B2 JP55029984A JP2998480A JPS6337416B2 JP S6337416 B2 JPS6337416 B2 JP S6337416B2 JP 55029984 A JP55029984 A JP 55029984A JP 2998480 A JP2998480 A JP 2998480A JP S6337416 B2 JPS6337416 B2 JP S6337416B2
Authority
JP
Japan
Prior art keywords
segment
address
subsequent
instruction
range
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55029984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56127986A (en
Inventor
Yoshinari Nakasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP2998480A priority Critical patent/JPS56127986A/ja
Publication of JPS56127986A publication Critical patent/JPS56127986A/ja
Publication of JPS6337416B2 publication Critical patent/JPS6337416B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2998480A 1980-03-10 1980-03-10 Computer of virtual storage system Granted JPS56127986A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2998480A JPS56127986A (en) 1980-03-10 1980-03-10 Computer of virtual storage system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2998480A JPS56127986A (en) 1980-03-10 1980-03-10 Computer of virtual storage system

Publications (2)

Publication Number Publication Date
JPS56127986A JPS56127986A (en) 1981-10-07
JPS6337416B2 true JPS6337416B2 (enExample) 1988-07-25

Family

ID=12291217

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2998480A Granted JPS56127986A (en) 1980-03-10 1980-03-10 Computer of virtual storage system

Country Status (1)

Country Link
JP (1) JPS56127986A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61224042A (ja) * 1985-03-29 1986-10-04 Nec Corp 仮想記憶システムにおける配列要素接近に関する最適化コ−ド生成方式

Also Published As

Publication number Publication date
JPS56127986A (en) 1981-10-07

Similar Documents

Publication Publication Date Title
US6631460B1 (en) Advanced load address table entry invalidation based on register address wraparound
US5297281A (en) Multiple sequence processor system
JP2560988B2 (ja) 情報処理装置および処理方法
US5146570A (en) System executing branch-with-execute instruction resulting in next successive instruction being execute while specified target instruction is prefetched for following execution
US7100029B2 (en) Performing repeat string operations
JP2954178B1 (ja) 可変式キャッシュ方式
JPS6337416B2 (enExample)
US4212058A (en) Computer store mechanism
JP2002014868A (ja) メモリ参照動作検出機構を有するマイクロプロセッサおよびコンパイル方法
JPH0877021A (ja) 割込処理装置および方法
JP3461185B2 (ja) ロードモジュールへのソースコード行番号登録方法および装置
JPH0552534B2 (enExample)
JPS6032220B2 (ja) 情報処理装置
JPH0222418B2 (enExample)
JP2783285B2 (ja) 情報処理装置
EP0155275B1 (en) Prefetch validation
JP2853460B2 (ja) データロード方法及びそれを用いた演算プロセッサ
JPH0219495B2 (enExample)
JP2759952B2 (ja) キャッシュメモリ
JPS62219128A (ja) デ−タ処理装置
JPS6027418B2 (ja) 命令先取り制御装置
JPS6115235A (ja) 中央処理装置
JPH0535499A (ja) データ処理装置及びデータ処理方法
JPH05143327A (ja) レジスタの制御機構を備えたデータ処理方法及び装置
JPH0769816B2 (ja) データ処理装置