JPS6337416B2 - - Google Patents
Info
- Publication number
- JPS6337416B2 JPS6337416B2 JP55029984A JP2998480A JPS6337416B2 JP S6337416 B2 JPS6337416 B2 JP S6337416B2 JP 55029984 A JP55029984 A JP 55029984A JP 2998480 A JP2998480 A JP 2998480A JP S6337416 B2 JPS6337416 B2 JP S6337416B2
- Authority
- JP
- Japan
- Prior art keywords
- segment
- address
- subsequent
- instruction
- range
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 9
- 238000000034 method Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000003252 repetitive effect Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2998480A JPS56127986A (en) | 1980-03-10 | 1980-03-10 | Computer of virtual storage system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2998480A JPS56127986A (en) | 1980-03-10 | 1980-03-10 | Computer of virtual storage system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56127986A JPS56127986A (en) | 1981-10-07 |
JPS6337416B2 true JPS6337416B2 (de) | 1988-07-25 |
Family
ID=12291217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2998480A Granted JPS56127986A (en) | 1980-03-10 | 1980-03-10 | Computer of virtual storage system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56127986A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61224042A (ja) * | 1985-03-29 | 1986-10-04 | Nec Corp | 仮想記憶システムにおける配列要素接近に関する最適化コ−ド生成方式 |
-
1980
- 1980-03-10 JP JP2998480A patent/JPS56127986A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56127986A (en) | 1981-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6631460B1 (en) | Advanced load address table entry invalidation based on register address wraparound | |
US5297281A (en) | Multiple sequence processor system | |
JP2560988B2 (ja) | 情報処理装置および処理方法 | |
EP0074479A2 (de) | Datenverarbeitungsgerät mit Intersegmentaufruf | |
US5146570A (en) | System executing branch-with-execute instruction resulting in next successive instruction being execute while specified target instruction is prefetched for following execution | |
US7100029B2 (en) | Performing repeat string operations | |
JP2954178B1 (ja) | 可変式キャッシュ方式 | |
JPS6337416B2 (de) | ||
US4212058A (en) | Computer store mechanism | |
JP2002014868A (ja) | メモリ参照動作検出機構を有するマイクロプロセッサおよびコンパイル方法 | |
JPH0877021A (ja) | 割込処理装置および方法 | |
JP3461185B2 (ja) | ロードモジュールへのソースコード行番号登録方法および装置 | |
JPH0552534B2 (de) | ||
JPS6032220B2 (ja) | 情報処理装置 | |
JP2783285B2 (ja) | 情報処理装置 | |
JPH0222418B2 (de) | ||
JP2853460B2 (ja) | データロード方法及びそれを用いた演算プロセッサ | |
JPH0219495B2 (de) | ||
JP2759952B2 (ja) | キャッシュメモリ | |
JPS6027418B2 (ja) | 命令先取り制御装置 | |
JPS6115235A (ja) | 中央処理装置 | |
JPH03185539A (ja) | データ処理装置 | |
JPS61216034A (ja) | デ−タ処理装置 | |
JPS62219128A (ja) | デ−タ処理装置 | |
JPH0769816B2 (ja) | データ処理装置 |