JPS6332955A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPS6332955A
JPS6332955A JP17600386A JP17600386A JPS6332955A JP S6332955 A JPS6332955 A JP S6332955A JP 17600386 A JP17600386 A JP 17600386A JP 17600386 A JP17600386 A JP 17600386A JP S6332955 A JPS6332955 A JP S6332955A
Authority
JP
Japan
Prior art keywords
resin
handler
type
recesses
guided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17600386A
Other languages
Japanese (ja)
Inventor
Takashi Mikamoto
三家本 孝志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP17600386A priority Critical patent/JPS6332955A/en
Publication of JPS6332955A publication Critical patent/JPS6332955A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To make it possible to use one type of handler or a magazine for three types of ICs by using a recess formed on a resin as a guiding hole by providing one or more grooves on a sealing resin parallel to a direction in which external leads are aligned. CONSTITUTION:The sealing resin 1 of an IC has recesses 4, 5 formed on the resin parallel to a direction that external leads 2, 3 are aligned. The recesses are formed in the same position and size on the IC having 400mil, 600mil of large size. The IC of 300mil type is supported at its resin surface side by the groove 6 of a handler and guided at its rear side by handler rails 7 to be flow- operated. The ICs of 400mil, 600mil types are guided by engaging the rails 7 for use in the recesses 4, 5 formed on the resin rear side, and the IC of 300mil type is guided by engaging the projection of the rail 7 therein to be perform a flow pattern operation.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は樹脂封止型プーアルインラインパッケージ半導
体集積回路装置の外部形状に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to the external shape of a resin-sealed Pu-erh in-line package semiconductor integrated circuit device.

〔従来の技術〕[Conventional technology]

樹脂封止型デュアルインラインパッケージ半導体集積回
路装置(以下ICと称す)は、外部リー600m1/の
3種類があシ、ICの製造工程あるいは流通に使用され
る設備や収納ケースは、この大きさを基本として設計、
製作されていた。第2図(al 、 (b)に300m
1lと600m1lのものを示す。
Resin-sealed dual in-line package semiconductor integrated circuit devices (hereinafter referred to as ICs) come in three types with an external lead of 600m1/cm, and the equipment and storage cases used in the IC manufacturing process or distribution must be of this size. Designed as a basic,
It was being produced. 300m in Figure 2 (al, (b))
1l and 600ml are shown.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

前述した3種類のICの製造工程中に於ける運搬や流通
に使用される収納ケース及び電気的特性試験に使用され
るハンドラは、ICの樹脂部やリード部を支え、あるい
はガイドする事によりICの試験ヘッドへの供給、排出
、更には収納が行なわれていた。この事はICの大きさ
が異なる為にハンドラや収納ケースをICの大きさに合
せて設計、製作し、使用する事を意味し、結果として、
前記3種類のICに使用するハンドラや収納ケースは各
々別の種類のものとなり、共通性がなく、生産に於ける
7レキシビリテイがないという欠点を有する。
The storage cases used for transportation and distribution during the manufacturing process of the three types of ICs mentioned above, and the handlers used for electrical characteristic tests, are used to support or guide the resin and lead parts of ICs. was being supplied to the test head, discharged, and even stored. This means that the handler and storage case must be designed, manufactured, and used according to the size of the IC because the size of the IC is different, and as a result,
The handlers and storage cases used for the three types of ICs are of different types, have no commonality, and have the disadvantage of lacking flexibility in production.

〔問題点を解決するだめの手段〕[Failure to solve the problem]

本発明のICは、封止樹脂の裏面に1つあるい大きい4
00m1J、 600m輩(D I Cに同一位置2寸
法で設はハンドラーや収納マガジンのガイドやレールを
凹部に合せる事によシエCの位置を定める。
The IC of the present invention may be one or four large ICs on the back side of the sealing resin.
00m1J, 600m (DIC) Determine the position of Sheet C by aligning the guides and rails of the handler and storage magazine with the recesses.

以上の方法によシ、ハンドラー、マガジンに共用性を持
たせようとするものである。
The method described above is intended to provide common use to the handler, handler, and magazine.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示す図である。1は封止樹
脂、2,3は外部リード、4,5は本発明による樹脂部
に設けられた凹部である。
FIG. 1 is a diagram showing an embodiment of the present invention. 1 is a sealing resin, 2 and 3 are external leads, and 4 and 5 are recesses provided in the resin part according to the present invention.

第3図(a)は300m1lタイプのICがハンドラに
装着された図、第3図(b)は本発明による600m1
lタイプのICがハンドラに装着された図である。
Figure 3(a) is a diagram of a 300ml type IC installed on a handler, and Figure 3(b) is a diagram of a 600ml type IC according to the present invention.
FIG. 2 is a diagram showing an L type IC mounted on a handler.

第3図(a)に於て300m1lタイプのICは樹脂表
面側をハンドラの溝6によシ支見られ裏面側をレール7
によシガイドされる事によシ、流れ操作が行なわれる。
In Fig. 3(a), the 300ml type IC is supported by the groove 6 of the handler on the resin surface side and the rail 7 on the back side.
Flow operation is performed by being guided by the flow.

第3図(b)に於て600m1lタイプのICは樹脂裏
面側に設けられた凹部に前記300m1lで用いたハン
ドラのレール凸部が入る事によシガイドされる事によυ
流れ操作が行なわれる。図に於ては二つの凹部及びハン
ドラについて説明したが、凹部の大きさ及びレールの構
造を考慮する事により一つの凹部でも実施可能であり、
又収納マガジンについても同様に実施可能である。
In Fig. 3(b), the 600ml type IC is guided by the rail protrusion of the handler used in the 300ml type inserted into the recess provided on the back side of the resin.
Flow manipulation is performed. In the figure, two recesses and a handler are explained, but it is also possible to implement with one recess by considering the size of the recess and the structure of the rail.
Further, the same can be applied to storage magazines.

〔発明の効果〕〔Effect of the invention〕

以上説明した如く、本発明は樹脂部に設けた凹部をガイ
ド用の穴として用いる事によ、!l) 300m144
00m1l、 600mi/の3種類のICを一ツノタ
イプのハンドラあるいはマガジンを用いる事が出来、共
用性を確保出来る効果がある。
As explained above, the present invention uses the recess provided in the resin part as a guide hole. l) 300m144
Three types of ICs, 00ml and 600mi/, can be used in one horn type handler or magazine, which has the effect of ensuring common use.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す断面図、第2図(a)
 、 (b)は大々従来の断面図、第3図(al 、 
(b)は夫夫本発明によるIC取扱い状態図である。 1・・・・・・封止樹脂、2,3・・・・・・外部リー
ド、4゜5・・・・・・封止樹脂に設けられた凹部、6
・・・・・・・・ンドラに設けられた溝、7・・・・・
・ハンドラレール。 代理人 弁理士  内 原   晋  ″。 第1図 第2図
Figure 1 is a sectional view showing one embodiment of the present invention, Figure 2 (a)
, (b) is a conventional cross-sectional view, and Fig. 3 (al,
(b) is a diagram showing how the IC is handled according to the present invention. 1...Sealing resin, 2, 3...External lead, 4゜5...Recess provided in sealing resin, 6
・・・・・・Groove provided in the roller, 7・・・・・・
・Handler rail. Agent: Susumu Uchihara, patent attorney. Figure 1 Figure 2

Claims (1)

【特許請求の範囲】[Claims] 樹脂封止型デュアルインラインパッケージの半導体集積
回路装置に於て、外部引出しリードが並んだ方向に並行
に封止樹脂に1つ又は複数本の溝が設けられていること
を特徴とする半導体集積回路装置。
A semiconductor integrated circuit device in a resin-sealed dual-in-line package, characterized in that one or more grooves are provided in the sealing resin in parallel to the direction in which the external lead leads are lined up. Device.
JP17600386A 1986-07-25 1986-07-25 Semiconductor integrated circuit device Pending JPS6332955A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17600386A JPS6332955A (en) 1986-07-25 1986-07-25 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17600386A JPS6332955A (en) 1986-07-25 1986-07-25 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
JPS6332955A true JPS6332955A (en) 1988-02-12

Family

ID=16006010

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17600386A Pending JPS6332955A (en) 1986-07-25 1986-07-25 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS6332955A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5195023A (en) * 1991-12-23 1993-03-16 At&T Bell Laboratories Integrated circuit package with strain relief grooves
US5777382A (en) * 1995-12-19 1998-07-07 Texas Instruments Incorporated Plastic packaging for a surface mounted integrated circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5195023A (en) * 1991-12-23 1993-03-16 At&T Bell Laboratories Integrated circuit package with strain relief grooves
US5777382A (en) * 1995-12-19 1998-07-07 Texas Instruments Incorporated Plastic packaging for a surface mounted integrated circuit

Similar Documents

Publication Publication Date Title
US4759488A (en) Circuit board carrier
US6581278B2 (en) Process and support carrier for flexible substrates
KR100604098B1 (en) Semiconductor package pickup apparatus
US5716889A (en) Method of arranging alignment marks
JP2008139034A (en) Electric connection device and its assembling method
KR880003399A (en) Manufacturing Method of Integrated Circuit Chip Carrier and Working Table Used in Manufacturing Method
JPS6332955A (en) Semiconductor integrated circuit device
US20060011701A1 (en) Clamping device for processing electronic devices
KR19980082948A (en) Jig for Fixing Package
KR20200122469A (en) Insert and test tray of handler for testing electronic components
US4751564A (en) Multiple wafer scale assembly apparatus and fixture for use during the fabrication thereof
JP2001122328A (en) Semiconductor device carrying tape
JPH0274055A (en) Ic package
JPS6023983Y2 (en) Package for semiconductor devices
KR0117497Y1 (en) Position measurement apparatus of handle arm
JPS5988840A (en) Carrier jig
JPH06151623A (en) Semiconductor device
KR950014985B1 (en) Contering chuck
US6614248B2 (en) Tester apparatus for electronic components
JPH02181453A (en) Semiconductor device
KR20010055250A (en) magazine for semiconductor
JPH06333997A (en) Tab film and semiconductor device using its tab film
JPS6151849A (en) Flat package type integrated circuit element
JPH10256278A (en) Device having tape transportation mechanism
KR19990038608U (en) Tape clamp of semiconductor package encapsulation equipment