JPS6330078U - - Google Patents
Info
- Publication number
- JPS6330078U JPS6330078U JP12207286U JP12207286U JPS6330078U JP S6330078 U JPS6330078 U JP S6330078U JP 12207286 U JP12207286 U JP 12207286U JP 12207286 U JP12207286 U JP 12207286U JP S6330078 U JPS6330078 U JP S6330078U
- Authority
- JP
- Japan
- Prior art keywords
- agc
- video signal
- gain control
- circuit
- loop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 7
Landscapes
- Television Receiver Circuits (AREA)
Description
第1図は本考案の自動利得制御回路の構成図、
第2図は出力映像信号の波形図、第3図はAGC
が制御範囲からはずれた時の出力映像信号の波形
図、第4図はAGC用増幅器の出力波形図、第5
図は出力映像信号のペデスタルレベルの変化の様
子を示す波形図、第6図は差動増幅器入力電位の
関係を示す波形図である。
1:AGC用増幅器、2:復調器、3:差動増
幅器、4:サンプルホールド回路、5:抵抗、6
:基準電圧源、7:比較器、8:サンプルホール
ド回路、9:基準電圧源。
Figure 1 is a configuration diagram of the automatic gain control circuit of the present invention.
Figure 2 is a waveform diagram of the output video signal, Figure 3 is the AGC
Figure 4 is a waveform diagram of the output video signal when deviates from the control range. Figure 4 is the output waveform diagram of the AGC amplifier. Figure 5 is the output waveform diagram of the AGC amplifier.
The figure is a waveform diagram showing changes in the pedestal level of the output video signal, and FIG. 6 is a waveform diagram showing the relationship between the input potentials of the differential amplifier. 1: AGC amplifier, 2: Demodulator, 3: Differential amplifier, 4: Sample and hold circuit, 5: Resistor, 6
: Reference voltage source, 7: Comparator, 8: Sample and hold circuit, 9: Reference voltage source.
Claims (1)
映像信号回路において、その出力映像信号のペデ
スタル部分をサンプリングホールドする回路と、
該サンプリングした電位と予め設定された基準電
位とを比較し、上記AGCループが制御範囲から
はずれた際に、利得制御形増幅器のゲインを強制
的にAGC制御範囲内に引き込む方向に制御する
手段とを有することを特徴とした自動利得制御回
路。 In a video signal circuit constituting an automatic gain control (hereinafter referred to as AGC) loop, a circuit that samples and holds a pedestal portion of the output video signal;
means for comparing the sampled potential with a preset reference potential and forcibly controlling the gain of the gain control amplifier in a direction to bring it within the AGC control range when the AGC loop deviates from the control range; An automatic gain control circuit comprising:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12207286U JPS6330078U (en) | 1986-08-11 | 1986-08-11 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12207286U JPS6330078U (en) | 1986-08-11 | 1986-08-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6330078U true JPS6330078U (en) | 1988-02-27 |
Family
ID=31011930
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12207286U Pending JPS6330078U (en) | 1986-08-11 | 1986-08-11 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6330078U (en) |
-
1986
- 1986-08-11 JP JP12207286U patent/JPS6330078U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6330078U (en) | ||
JPH0390513U (en) | ||
JPH01137673U (en) | ||
JPS62198711U (en) | ||
JPH01115378U (en) | ||
JPS6428568U (en) | ||
JPH01105265U (en) | ||
JPH0246421U (en) | ||
JPH0193995U (en) | ||
JPH02101618U (en) | ||
JPH01126621U (en) | ||
JPS63152368U (en) | ||
JPS6244565U (en) | ||
JPS62158977U (en) | ||
JPS62196415U (en) | ||
JPS6129567U (en) | Video camera contour correction device | |
JPH0365357U (en) | ||
JPS6438815U (en) | ||
JPS62124658U (en) | ||
JPS619916U (en) | automatic gain control circuit | |
JPS61162173U (en) | ||
JPH02126417U (en) | ||
JPS5920714U (en) | gain control circuit | |
JPS6365313U (en) | ||
JPS6280444U (en) |