JPS6329339U - - Google Patents

Info

Publication number
JPS6329339U
JPS6329339U JP11996586U JP11996586U JPS6329339U JP S6329339 U JPS6329339 U JP S6329339U JP 11996586 U JP11996586 U JP 11996586U JP 11996586 U JP11996586 U JP 11996586U JP S6329339 U JPS6329339 U JP S6329339U
Authority
JP
Japan
Prior art keywords
multiplexing
sampling
conversion
inputs
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11996586U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11996586U priority Critical patent/JPS6329339U/ja
Publication of JPS6329339U publication Critical patent/JPS6329339U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Feedback Control In General (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示す回路図、第2
図は第1図のタイムチヤート、第3図は従来の回
路図である。 1……フイルタ、2……サンプルホールド
回路、3……マルチプレクサ、4……A/D変換
器、9……ラツチ回路。
Figure 1 is a circuit diagram showing one embodiment of the present invention, Figure 2 is a circuit diagram showing an embodiment of the present invention.
The figure is a time chart of FIG. 1, and FIG. 3 is a conventional circuit diagram. 1 1 ... filter, 2 1 ... sample hold circuit, 3 ... multiplexer, 4 ... A/D converter, 9 ... latch circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電力系統の多数のアナログ信号をサンプリング
とマルチプレツクスとA/D変換によつてコンピ
ユータ側にデイジタル値として取込むデイジタル
形保護継電装置のデータ収集装置において、前記
コンピユータ側からのデータラツチによつて前記
サンプリングとマルチプレツクスとA/D変換に
必要とするタイミング信号を得るラツチ回路を備
えたことを特徴とするデータ収集装置。
In a data collection device for a digital protective relay device, which inputs a large number of analog signals from the power system as digital values into a computer through sampling, multiplexing, and A/D conversion, the A data acquisition device comprising a latch circuit for obtaining timing signals necessary for sampling, multiplexing, and A/D conversion.
JP11996586U 1986-08-05 1986-08-05 Pending JPS6329339U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11996586U JPS6329339U (en) 1986-08-05 1986-08-05

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11996586U JPS6329339U (en) 1986-08-05 1986-08-05

Publications (1)

Publication Number Publication Date
JPS6329339U true JPS6329339U (en) 1988-02-26

Family

ID=31007838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11996586U Pending JPS6329339U (en) 1986-08-05 1986-08-05

Country Status (1)

Country Link
JP (1) JPS6329339U (en)

Similar Documents

Publication Publication Date Title
NO873901D0 (en) DEVICE SENSOR SIGNAL RECOVERY.
JPS6329339U (en)
JPS6160340U (en)
JPH01180820U (en)
JPS6140800U (en) Sample/hold circuit
JPS63120426U (en)
JPS63122268U (en)
JPS5881649U (en) Analog data acquisition device
JPS6392951U (en)
JPH0185629U (en)
JPS6385210U (en)
JPH02114018U (en)
JPS63187413U (en)
JPH02143845U (en)
JPS6454428U (en)
JPS637823U (en)
JPS62187302U (en)
JPS6142138U (en) PCM signal demodulation circuit
JPH029950U (en)
JPS6392950U (en)
JPS59169146U (en) A device that removes noise contained in the recorded figures of received signals
JPS62158537U (en)
JPH0263816U (en)
JPS6340900U (en)
JPS6062153U (en) data logger