JPS6326903B2 - - Google Patents
Info
- Publication number
- JPS6326903B2 JPS6326903B2 JP57017449A JP1744982A JPS6326903B2 JP S6326903 B2 JPS6326903 B2 JP S6326903B2 JP 57017449 A JP57017449 A JP 57017449A JP 1744982 A JP1744982 A JP 1744982A JP S6326903 B2 JPS6326903 B2 JP S6326903B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- memory
- area
- address
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Storage Device Security (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57017449A JPS58137065A (ja) | 1982-02-08 | 1982-02-08 | メモリシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57017449A JPS58137065A (ja) | 1982-02-08 | 1982-02-08 | メモリシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58137065A JPS58137065A (ja) | 1983-08-15 |
| JPS6326903B2 true JPS6326903B2 (enrdf_load_html_response) | 1988-06-01 |
Family
ID=11944326
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57017449A Granted JPS58137065A (ja) | 1982-02-08 | 1982-02-08 | メモリシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58137065A (enrdf_load_html_response) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01126835U (enrdf_load_html_response) * | 1988-02-24 | 1989-08-30 | ||
| JPH01155604U (enrdf_load_html_response) * | 1988-04-19 | 1989-10-25 | ||
| JPH01179308U (enrdf_load_html_response) * | 1988-06-08 | 1989-12-22 | ||
| JPH0511207U (ja) * | 1991-07-19 | 1993-02-12 | 株式会社小糸製作所 | 車両用灯具 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8166213B2 (en) * | 2007-11-21 | 2012-04-24 | Microchip Technology Incorporated | Controller with indirect accessible memory |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5036041A (enrdf_load_html_response) * | 1973-07-11 | 1975-04-04 |
-
1982
- 1982-02-08 JP JP57017449A patent/JPS58137065A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01126835U (enrdf_load_html_response) * | 1988-02-24 | 1989-08-30 | ||
| JPH01155604U (enrdf_load_html_response) * | 1988-04-19 | 1989-10-25 | ||
| JPH01179308U (enrdf_load_html_response) * | 1988-06-08 | 1989-12-22 | ||
| JPH0511207U (ja) * | 1991-07-19 | 1993-02-12 | 株式会社小糸製作所 | 車両用灯具 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58137065A (ja) | 1983-08-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5682512A (en) | Use of deferred bus access for address translation in a shared memory clustered computer system | |
| JP2628079B2 (ja) | マルチプロセサシステムにおけるダイレクト・メモリ・アクセス制御装置 | |
| KR100335299B1 (ko) | 컴퓨터 시스템 | |
| US4096572A (en) | Computer system with a memory access arbitrator | |
| US4991079A (en) | Real-time data processing system | |
| EP0632912B1 (en) | Real time processing system | |
| JP3687990B2 (ja) | メモリアクセス機構 | |
| US7529799B2 (en) | Method and apparatus for transaction tag assignment and maintenance in a distributed symmetric multiprocessor system | |
| EP0397476B1 (en) | Error logging data storing system | |
| US6543029B1 (en) | Error corrector | |
| JPH0661073B2 (ja) | マルチ・プロセツサ・システムの動作方法 | |
| GB2166271A (en) | Method of appointing an executive in a distributed processing system | |
| KR20000036144A (ko) | 다수의 시스템 버스를 가지는 컴퓨터 시스템 내의 메모리 일관성을 유지하기 위한 시스템 및 방법 | |
| JPH096722A (ja) | コンピュータ・システム | |
| GB1572426A (en) | Microcomputer systems including a memory | |
| US5029074A (en) | Bus adapter unit for digital processing system | |
| US6581137B1 (en) | Data storage system | |
| EP1058888A1 (en) | Data storage system | |
| US6442597B1 (en) | Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory | |
| EP0522582B1 (en) | Memory sharing for communication between processors | |
| EP0297931B1 (en) | Bus adapter unit for digital data processing system | |
| JPS6326903B2 (enrdf_load_html_response) | ||
| US5551007A (en) | Method for controlling multiple common memories and multiple common memory system | |
| US6519739B1 (en) | Fault detector | |
| EP0251686B1 (en) | Method and apparatus for sharing information between a plurality of processing units |