JPS6326024A - Connector - Google Patents

Connector

Info

Publication number
JPS6326024A
JPS6326024A JP61169145A JP16914586A JPS6326024A JP S6326024 A JPS6326024 A JP S6326024A JP 61169145 A JP61169145 A JP 61169145A JP 16914586 A JP16914586 A JP 16914586A JP S6326024 A JPS6326024 A JP S6326024A
Authority
JP
Japan
Prior art keywords
resistor
voltage
signal line
signal
connector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61169145A
Other languages
Japanese (ja)
Inventor
Kyoko Satake
佐武 恭子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC IC Microcomputer Systems Co Ltd
Original Assignee
NEC IC Microcomputer Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC IC Microcomputer Systems Co Ltd filed Critical NEC IC Microcomputer Systems Co Ltd
Priority to JP61169145A priority Critical patent/JPS6326024A/en
Publication of JPS6326024A publication Critical patent/JPS6326024A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To faciliate the section of pull up/down of a signal line connecting selectively at least one signal line having digital signal transmitted to either of a power supply having two kinds of potentials via a resistor and a switch. CONSTITUTION:A low potential supply terminal 9 and a high potential supply terminal 8 are provided to a main body 7 and a voltage is supplied to them by an external power supply. In throwing a slide type switch 10, either voltage is applied to one terminal 11 of a resistor mount section. A voltage applied to the main body 7 is applied to the other terminal of the resistor mount section via a resistor 2. Further, this voltage is applied to a signal line 5 and a connector 5 and also a target board. Even with a signal supplied in one wire of a flat cable 14 from a main body 6 in the floating state, a correct voltage is supplied to the target board. The similar effect is attained by employing a variable resistor 12 so as to vary the voltage.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、接続器に関するものであり、特にディジタル
信号含入出力とする装置間に使用する接続器に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a connector, and particularly to a connector used between devices that input and output digital signals.

〔従来の技術〕[Conventional technology]

一般に、情報処理システム等において、ディジタル信号
を入出力とする複数の装置を接続し、前記ディジタル信
号を伝播するために接続器が使用されている。ただし、
該装置間を信号が伝播するに際して、外的要因により信
号にノイズがのり、信号線の終端において、該信号が出
力された時と同等の電位を保持していない場合や、前記
信号線の終端において、フローティング(中間電位)状
態になる場合や、信号線の終端に、反射を生じる場合を
考慮する必要がある。
Generally, in information processing systems and the like, a connector is used to connect a plurality of devices that input and output digital signals and to propagate the digital signals. however,
When a signal propagates between the devices, noise is added to the signal due to external factors, and the end of the signal line does not hold the same potential as when the signal was output, or the end of the signal line In this case, it is necessary to consider the case where the signal line becomes a floating state (intermediate potential) or the case where reflection occurs at the end of the signal line.

このため、上記信号を機能するに際し、前記の問題点を
取り除き、信号を正確に伝播するために、第4図(a>
におけるプル・ダウン抵抗3、または第4図(b)にお
けるプル・アンプ抵抗4は装置内に配置している。
Therefore, in order to eliminate the above-mentioned problems and accurately propagate the signal when functioning the above-mentioned signal, it is necessary to
The pull-down resistor 3 in FIG. 4 or the pull-amp resistor 4 in FIG. 4(b) is placed within the device.

装置1より出力される信号5がロウ・レベルの場合のみ
、装置2は正常に動作する。ただし、例えば、装置1が
開発中の装置であって、信号5がフローティング(中間
電位)であるとする。この場合装置2は正しく動作しな
い。
Device 2 operates normally only when signal 5 output from device 1 is at a low level. However, for example, assume that device 1 is a device under development and signal 5 is floating (intermediate potential). In this case, device 2 will not operate correctly.

上記のような場合、従来技術では装置2内にプル・ダウ
ン抵抗3を付加し、あたかも信号5が口ウ・レベルであ
るかのようにする必要があった。
In the above case, in the prior art, it was necessary to add a pull-down resistor 3 within the device 2 to make it appear as if the signal 5 were at the mouth level.

また、装置1より出力される信号5が、ハイ・レベ2.
になっ気晴。み装置2が一定。動作をするというように
、使用目的に変更が生じた場合、装置1から装置2へ信
号5が伝播する際に、装置1で出力されたのと同等の電
位を保持できなくても、装置2が正常に動作するために
、装置2内に、プル・アップ抵抗4を付加し、あたかも
、信号5が装置1で出力されたものと同等の電位を保持
し、装置2に伝播するかのようにする必要がある。
Further, the signal 5 output from the device 1 is at high level 2.
I feel refreshed. The reading device 2 is constant. When the purpose of use changes, such as when the signal 5 is used as a device, the device 2 In order for the device to work properly, a pull-up resistor 4 is added in the device 2, as if the signal 5 holds the same potential as that output by the device 1 and propagates to the device 2. It is necessary to

装置の使用目的を変更する場合、装置2内の抵抗3を取
り除き、新に装置2内に抵抗4を装着しなければならな
い。これは、装置を多目的に使用するにあたって、非常
な手間を要するものである。
When changing the purpose of use of the device, the resistor 3 inside the device 2 must be removed and a new resistor 4 must be installed inside the device 2. This requires a great deal of effort when using the device for multiple purposes.

一方、装置内上に、抵抗3または4の装着場所登必要と
し、装置2の基板面積などを考慮すると、その場所を設
けることが非常に困難な場合が多い。
On the other hand, it is necessary to register a mounting location for the resistor 3 or 4 on the inside of the device, and in many cases, it is very difficult to provide that location when considering the board area of the device 2 and the like.

〔発明が解決しようとする問題点」 従来の接続器を利用する場合には、信号を正確に伝播す
るために、接続する装置内に抵抗を装着しなければなら
ない欠点と、抵抗を装着することにより自由に使用可能
な基板面積を限定する欠点と、装着した抵抗の一端を電
源または、グランド輪接続する必要があるという欠点と
がある。
[Problems to be Solved by the Invention] When using a conventional connector, there are disadvantages in that a resistor must be installed in the connected device in order to accurately propagate the signal, and the problem with installing the resistor. This has the disadvantage of limiting the area of the board that can be freely used, and the disadvantage of requiring one end of the attached resistor to be connected to a power source or a ground ring.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の接続器は、ディジタル信号を伝送する少なくと
も1つの信号線が抵抗器と切換器を介して、2種の電位
を持つ電源のいずれかに選択的に接続されるように構成
される。
The connector of the present invention is configured such that at least one signal line for transmitting a digital signal is selectively connected to one of two types of potential power sources via a resistor and a switch.

〔実施例〕〔Example〕

以上本発明の詳細をその実施例について、図面を参照し
て、説明する。
The details of the present invention will be described above with reference to the drawings.

第1図、第2図(a)、(b)は、それぞれ本発明の一
実施例の回路図、平面図、A−A′断面図である。コネ
クタ本体7は、ディジタル信号を入出力とする装置とし
てのターゲット基板上に設けたヘッダに対し、B方向に
装着される。一方、コネクタ本体7.6は、フラット・
ケーブル14によって、接続されており、これにより従
来の接続器と同等の機能を発揮する。
FIG. 1, FIG. 2(a), and FIG. 2(b) are a circuit diagram, a plan view, and a sectional view taken along line A-A', respectively, of an embodiment of the present invention. The connector main body 7 is attached in direction B to a header provided on a target board as a device for inputting and outputting digital signals. On the other hand, the connector body 7.6 is flat.
They are connected by a cable 14, which provides the same functionality as a conventional connector.

本実施例では、本体7上に低電位供給端子9、高電位供
給端子8を設け、これらには外部の電源よりそれぞれの
電圧を供給する。スライド式スイッチ10を切換ること
により、いずれか一方の電圧が、抵抗装着部の一端11
に与えられる。本体7に与えられた電圧は抵抗12を介
し、抵抗装着部のもう一端13に与えられる。更に、こ
の電圧が信号線5及び接続器内15に与えられ、従来の
ように、ターゲット基板は与えられる。
In this embodiment, a low potential supply terminal 9 and a high potential supply terminal 8 are provided on the main body 7, and respective voltages are supplied to these from an external power supply. By switching the slide switch 10, one of the voltages can be applied to one end 11 of the resistor mounting part.
given to. The voltage applied to the main body 7 is applied to the other end 13 of the resistor attachment part via the resistor 12. Furthermore, this voltage is applied to the signal line 5 and to the connector 15, and the target substrate is applied as before.

本体6よりフラット・ケーブル14のある一本の線に与
えられた信号がフローティング(中間電位)であっても
ターゲ・ソト基板上へは、正しい電圧が供給される。抵
抗12を可変にし、該可変抵抗器によって、電圧値を変
えるようにしても同様の効果が得られる。
Even if the signal applied from the main body 6 to one line of the flat cable 14 is floating (at an intermediate potential), the correct voltage is supplied to the target substrate. A similar effect can be obtained by making the resistor 12 variable and changing the voltage value using the variable resistor.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は、接続器内に、抵抗器を
装着することにより、接続する装置の自由に使用可能な
基板面積を広げる効果があり、該接続器に電源装置と切
換器を装着することにより信号線のプル・アップまたは
プル ダウンの選択が容易に行なえる効果がある。
As explained above, the present invention has the effect of increasing the freely usable board area of the connected device by installing a resistor in the connector, and the power supply device and the switching device are installed in the connector. By installing it, you can easily select pull-up or pull-down of the signal line.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図、第2図(a)、(b)は本発明の一実施例の回
路図、平面図、A−A’断面図、第3図は従来例の回路
図である。 7・・・コネクタ本体、8・・・高電位供給端子、9・
・・低電位供給端子、10・・スライド式スイッチ、1
1.13・・・抵抗装着部、12・・・抵抗、14・・
フラット・ケーブル、15・・・ターゲット基板上のヘ
ッダとの接点。 竜 1 図 ♀ 2 図
1, 2(a), and 2(b) are a circuit diagram, a plan view, and a sectional view taken along the line AA' of an embodiment of the present invention, and FIG. 3 is a circuit diagram of a conventional example. 7... Connector body, 8... High potential supply terminal, 9...
・・Low potential supply terminal, 10 ・・Slide type switch, 1
1.13...Resistor mounting part, 12...Resistor, 14...
Flat cable, 15... Contact point with the header on the target board. Dragon 1 Figure ♀ 2 Figure

Claims (1)

【特許請求の範囲】[Claims] ディジタル信号を入出力とする複数の装置を接続する接
続器において、少なくとも1つの信号線が抵抗器と切換
器を介して、2種の電位を持つ電源のいずれかに選択的
に接続されるようにしたことを特徴とする接続器。
In a connector that connects multiple devices that input and output digital signals, at least one signal line is selectively connected to one of two potential power sources via a resistor and a switch. A connector characterized by:
JP61169145A 1986-07-17 1986-07-17 Connector Pending JPS6326024A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61169145A JPS6326024A (en) 1986-07-17 1986-07-17 Connector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61169145A JPS6326024A (en) 1986-07-17 1986-07-17 Connector

Publications (1)

Publication Number Publication Date
JPS6326024A true JPS6326024A (en) 1988-02-03

Family

ID=15881120

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61169145A Pending JPS6326024A (en) 1986-07-17 1986-07-17 Connector

Country Status (1)

Country Link
JP (1) JPS6326024A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02209764A (en) * 1988-10-20 1990-08-21 Nec Corp Microcomputer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02209764A (en) * 1988-10-20 1990-08-21 Nec Corp Microcomputer

Similar Documents

Publication Publication Date Title
ATE56825T1 (en) CIRCUIT ARRANGEMENT FOR AN INTEGRATED CIRCUIT WITH BUILT-IN SELF-TEST CONFIGURATION.
US4932027A (en) Single-level multiplexer
US4982115A (en) Digital signal direction detection circuit
WO1999021050A1 (en) Integrated circuit for driving liquid crystal
JPS6326024A (en) Connector
JPS57129536A (en) Variable logic device
KR100296452B1 (en) Synchronous semiconductor memory device having data input buffers
JPS59225422A (en) Bidirectional bus buffer
US6009260A (en) Emulation device with no fear of faulty operation due to noise
JPH048949B2 (en)
US10483964B2 (en) Signal processing device
JP2708497B2 (en) Misplacement detection device for electrical components
JPS5937897B2 (en) selection gate circuit
JP2536311B2 (en) Interface circuit
JPS61274511A (en) Cmos type semiconductor integrated circuit
JPH0431622Y2 (en)
KR0134119Y1 (en) Data interface circuit of one-chip microcomputer and main computer system
JPS6220586B2 (en)
JPH07160379A (en) Signal processor
JPS6022541B2 (en) balanced receiver circuit
JPS62266645A (en) Serial interface circuit
JPS61224446A (en) Semiconductor integrated circuit
JPH0334621A (en) Pull-up/pull-down input circuit
JPS6474651A (en) Data input/output device
JPH08161118A (en) Disk driving device