JPS63241675A - ディジタルコンパレ−タ回路 - Google Patents
ディジタルコンパレ−タ回路Info
- Publication number
- JPS63241675A JPS63241675A JP62076718A JP7671887A JPS63241675A JP S63241675 A JPS63241675 A JP S63241675A JP 62076718 A JP62076718 A JP 62076718A JP 7671887 A JP7671887 A JP 7671887A JP S63241675 A JPS63241675 A JP S63241675A
- Authority
- JP
- Japan
- Prior art keywords
- current
- circuit
- mirror circuit
- transistor
- current mirror
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Analogue/Digital Conversion (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62076718A JPS63241675A (ja) | 1987-03-30 | 1987-03-30 | ディジタルコンパレ−タ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62076718A JPS63241675A (ja) | 1987-03-30 | 1987-03-30 | ディジタルコンパレ−タ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63241675A true JPS63241675A (ja) | 1988-10-06 |
| JPH0442713B2 JPH0442713B2 (enExample) | 1992-07-14 |
Family
ID=13613339
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62076718A Granted JPS63241675A (ja) | 1987-03-30 | 1987-03-30 | ディジタルコンパレ−タ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63241675A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20040038126A (ko) * | 2002-10-31 | 2004-05-08 | 삼성전자주식회사 | 전류 소모를 감소시키는 데이터 비교기 |
-
1987
- 1987-03-30 JP JP62076718A patent/JPS63241675A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20040038126A (ko) * | 2002-10-31 | 2004-05-08 | 삼성전자주식회사 | 전류 소모를 감소시키는 데이터 비교기 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0442713B2 (enExample) | 1992-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0765035B1 (en) | Output circuit | |
| US6469937B2 (en) | Current sense amplifier circuit | |
| US4725813A (en) | MOS type circuit device | |
| JPH0345576B2 (enExample) | ||
| US4775807A (en) | Single ended receiver circuit with hysteresis | |
| US5550528A (en) | Matching of digital patterns using analog logic | |
| US6191623B1 (en) | Multi-input comparator | |
| US5317214A (en) | Interface circuit having differential signal common mode shifting means | |
| EP0486010B1 (en) | Multi-level logic input circuit | |
| US5990709A (en) | Circuit for comparing two electrical quantities provided by a first neuron MOS field effect transistor and a reference source | |
| JPS63241675A (ja) | ディジタルコンパレ−タ回路 | |
| US4943738A (en) | Digital signal input buffer circuit having a simple construction and capable of retaining data | |
| JPH0997839A (ja) | 機能選択が可能な集積回路およびその機能選択方法 | |
| US20050047511A1 (en) | Data receiver and data transmission system | |
| CA1280809C (en) | High speed ecl to cmos converter | |
| US6037885A (en) | Digital/analog converter using a floating gate MOS neuron transistor with capacitive coupling | |
| GB2260661A (en) | Power supply circuit for semiconductor memory device | |
| US6700406B1 (en) | Multi-valued logical circuit with less latch-up | |
| US5546068A (en) | Sense amplifier | |
| JP2560980B2 (ja) | 1ビットセル及びアナログ/デジタル変換器 | |
| JP3055501B2 (ja) | 差動増幅器及び差動増幅器を用いた電圧制御発振器 | |
| JPS6020618A (ja) | クロツク制御コンパレ−タ装置 | |
| JP2002164750A (ja) | 差動型比較回路 | |
| JP3358722B2 (ja) | エンコーダマトリックス回路 | |
| JPS63194415A (ja) | 多値入力回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |