JPS63177471A - Mos-type semiconductor device - Google Patents
Mos-type semiconductor deviceInfo
- Publication number
- JPS63177471A JPS63177471A JP866787A JP866787A JPS63177471A JP S63177471 A JPS63177471 A JP S63177471A JP 866787 A JP866787 A JP 866787A JP 866787 A JP866787 A JP 866787A JP S63177471 A JPS63177471 A JP S63177471A
- Authority
- JP
- Japan
- Prior art keywords
- gate electrode
- semiconductor substrate
- source
- drain
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 239000000758 substrate Substances 0.000 abstract 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 3
- 229920005591 polysilicon Polymers 0.000 abstract 3
- 239000012535 impurity Substances 0.000 abstract 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 abstract 1
- 229910052785 arsenic Inorganic materials 0.000 abstract 1
- 230000002708 enhancing Effects 0.000 abstract 1
- 238000005530 etching Methods 0.000 abstract 1
- 238000010438 heat treatment Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- OAICVXFJPJFONN-UHFFFAOYSA-N phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 abstract 1
- 229910052698 phosphorus Inorganic materials 0.000 abstract 1
- 239000011574 phosphorus Substances 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
Abstract
PURPOSE: To enhance the controllability of the effective channel length and to prevent a punch-through phenomenon from occurring at a miniaturized MOS transistor by a method wherein a source-drain region is formed on a semiconductor substrate and only on both side-walls of a gate electrode.
CONSTITUTION: A gate insulating film 3 and a gate electrode 4 are formed on one main face of a semiconductor substrate 1; impurity regions 5, 6 whose conductivity type is opposite to that of the semiconductor substrate 1 are formed on the semiconductor substrate 1 and only on both sides of the gate electrode 4. For example, after a gate oxide film 3 and a gate electrode 4 have been formed, an oxide film 7 is coated only on the periphery of the gate electrode 4, and polysilicon is then deposited. This polysilicon film is to contain phosphorus or arsenic. Then, said polysilicon film is left only on the side walls of the gate electrode 4 in the channellength direction by using an etching method or the like; a source 5 and a drain 6 are formed. In addition, impurities are diffused into silicon from the source 5 and the drain 6 during a subsequent heat-treatment process so that shallow junction regions 8, 9 are formed.
COPYRIGHT: (C)1988,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP866787A JPS63177471A (en) | 1987-01-16 | 1987-01-16 | Mos-type semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP866787A JPS63177471A (en) | 1987-01-16 | 1987-01-16 | Mos-type semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63177471A true JPS63177471A (en) | 1988-07-21 |
Family
ID=11699284
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP866787A Pending JPS63177471A (en) | 1987-01-16 | 1987-01-16 | Mos-type semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63177471A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02201931A (en) * | 1989-01-31 | 1990-08-10 | Oki Electric Ind Co Ltd | Manufacture of mos transistor |
US4994869A (en) * | 1989-06-30 | 1991-02-19 | Texas Instruments Incorporated | NMOS transistor having inversion layer source/drain contacts |
US5024959A (en) * | 1989-09-25 | 1991-06-18 | Motorola, Inc. | CMOS process using doped glass layer |
JPH03268436A (en) * | 1990-03-19 | 1991-11-29 | Toshiba Corp | Mos device and manufacture thereof |
US5108940A (en) * | 1987-12-22 | 1992-04-28 | Siliconix, Inc. | MOS transistor with a charge induced drain extension |
US5132758A (en) * | 1988-02-12 | 1992-07-21 | Hitachi, Ltd. | Semiconductor device and manufacturing method thereof |
US5208471A (en) * | 1989-06-12 | 1993-05-04 | Hitachi, Ltd. | Semiconductor device and manufacturing method therefor |
US5264380A (en) * | 1989-12-18 | 1993-11-23 | Motorola, Inc. | Method of making an MOS transistor having improved transconductance and short channel characteristics |
EP1280191A2 (en) * | 2001-07-25 | 2003-01-29 | Chartered Semiconductor Manufacturing Pte Ltd. | A method to form elevated source/drain regions using polysilicon spacers |
-
1987
- 1987-01-16 JP JP866787A patent/JPS63177471A/en active Pending
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5108940A (en) * | 1987-12-22 | 1992-04-28 | Siliconix, Inc. | MOS transistor with a charge induced drain extension |
US5132758A (en) * | 1988-02-12 | 1992-07-21 | Hitachi, Ltd. | Semiconductor device and manufacturing method thereof |
JPH02201931A (en) * | 1989-01-31 | 1990-08-10 | Oki Electric Ind Co Ltd | Manufacture of mos transistor |
US5208471A (en) * | 1989-06-12 | 1993-05-04 | Hitachi, Ltd. | Semiconductor device and manufacturing method therefor |
US4994869A (en) * | 1989-06-30 | 1991-02-19 | Texas Instruments Incorporated | NMOS transistor having inversion layer source/drain contacts |
US5024959A (en) * | 1989-09-25 | 1991-06-18 | Motorola, Inc. | CMOS process using doped glass layer |
US5264380A (en) * | 1989-12-18 | 1993-11-23 | Motorola, Inc. | Method of making an MOS transistor having improved transconductance and short channel characteristics |
JPH03268436A (en) * | 1990-03-19 | 1991-11-29 | Toshiba Corp | Mos device and manufacture thereof |
EP1280191A2 (en) * | 2001-07-25 | 2003-01-29 | Chartered Semiconductor Manufacturing Pte Ltd. | A method to form elevated source/drain regions using polysilicon spacers |
EP1280191A3 (en) * | 2001-07-25 | 2003-08-06 | Chartered Semiconductor Manufacturing Pte Ltd. | A method to form elevated source/drain regions using polysilicon spacers |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60194568A (en) | Semiconductor ic device | |
JPS61216364A (en) | Semiconductor device | |
JPS57196573A (en) | Manufacture of mos type semiconductor device | |
JPS63177471A (en) | Mos-type semiconductor device | |
JPH02196468A (en) | Semiconductor device | |
JPH0338839A (en) | Manufacture of semiconductor device | |
JPH04311037A (en) | Manufacturing method of mos transistor | |
JPS62198162A (en) | Mos transistor and manufacture thereof | |
JPS5810868A (en) | Manufacture of complementary insulting gate type field effect semiconductor device | |
JPS62241376A (en) | Manufacture of mos type semiconductor device | |
JPH02239632A (en) | Semiconductor device and manufacture thereof | |
JPS59105366A (en) | Manufacture of metal oxide semiconductor type transistor | |
JPH0438834A (en) | Manufacture of mos transistor | |
JPS59105367A (en) | Manufacture of metal oxide semiconductor type transistor | |
JPH04129274A (en) | Semiconductor device | |
JPH02304934A (en) | Manufacture of mis type transistor | |
JPS6337663A (en) | Manufacture of semiconductor device | |
JPH01189964A (en) | Manufacture of insulating gate type field-effect transistor with ldd structure | |
JPS60223166A (en) | Manufacture of field-effect transistor | |
JPH02237149A (en) | Semiconductor device and its manufacture | |
JPH02156642A (en) | Mis-type transistor | |
JPS57201080A (en) | Semiconductor device | |
JPH0456280A (en) | Semiconductor device and manufacture thereof | |
JPH01147867A (en) | Manufacture of semiconductor device | |
JPH01165171A (en) | Mis field-effect transistor and manufacture of the same |