JPS63173092A - Protection of chip part carrying circuit board - Google Patents
Protection of chip part carrying circuit boardInfo
- Publication number
- JPS63173092A JPS63173092A JP569787A JP569787A JPS63173092A JP S63173092 A JPS63173092 A JP S63173092A JP 569787 A JP569787 A JP 569787A JP 569787 A JP569787 A JP 569787A JP S63173092 A JPS63173092 A JP S63173092A
- Authority
- JP
- Japan
- Prior art keywords
- resin
- chip
- epoxy resin
- board
- flip chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229920005989 resin Polymers 0.000 claims description 16
- 239000011347 resin Substances 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 15
- 238000000034 method Methods 0.000 claims description 8
- 238000010438 heat treatment Methods 0.000 claims description 2
- 239000003822 epoxy resin Substances 0.000 description 24
- 229920000647 polyepoxide Polymers 0.000 description 24
- 239000011521 glass Substances 0.000 description 12
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- 229910000679 solder Inorganic materials 0.000 description 5
- 230000007613 environmental effect Effects 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 239000012466 permeate Substances 0.000 description 2
- 240000002834 Paulownia tomentosa Species 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000006071 cream Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は:液晶表示装置等の基板上に取付けられたチッ
プ部品を樹脂で覆って保護する基板搭載チップ部品の保
護方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for protecting chip components mounted on a substrate such as a liquid crystal display device by covering the chip components with a resin.
第5図および第6図は従来例を示し、第5図は従来のフ
リップチップを搭載した液晶表示装置の断面図、第6図
は第5図におけるフリップチップ全体をエポキシ樹脂4
で被覆した状態を示す部分断面図である。第5図におい
て1は液晶表示装置を構成する下側のガラス基板、2は
同上側のガラス基板、3はガラス基板1上に取付けられ
たフリップチップ(チップ部品)で、このフリップチッ
プ3はエポキシ樹[14により被覆されている。5 and 6 show conventional examples, FIG. 5 is a cross-sectional view of a liquid crystal display device equipped with a conventional flip chip, and FIG. 6 shows the entire flip chip in FIG.
FIG. 3 is a partial sectional view showing a state covered with. In FIG. 5, 1 is a lower glass substrate constituting the liquid crystal display device, 2 is an upper glass substrate, and 3 is a flip chip (chip component) mounted on the glass substrate 1. This flip chip 3 is made of epoxy resin. It is covered by the tree [14].
次に、第6図を用いてフリップデツプ3のガラス基板1
への取付方法ならびに保護方法について説明する。Next, using FIG. 6, the glass substrate 1 of the flip-deep 3
This section explains how to install and protect the product.
まず、ガラス基板1上にITOパターン5を形成し、こ
のITOパターン5上に無電解メッキあるいは蒸着によ
りCr、限、 Cu、 Au等の導電性の金属1I16
を一層もしくは多層形成し、その上に7ラツクスまたは
クリーム半田を塗布する。次に、フリップチップ3下面
に形成されている半田バンブ7をITOパターン5に対
向配置して200℃〜350℃の温度になるようi!;
inガスをフリップヂツブ3に与える。First, an ITO pattern 5 is formed on a glass substrate 1, and a conductive metal such as Cr, Cu, Au, etc. is deposited on this ITO pattern 5 by electroless plating or vapor deposition.
Form one layer or multiple layers, and apply 7lux or cream solder on top. Next, the solder bump 7 formed on the bottom surface of the flip chip 3 is placed facing the ITO pattern 5 so that the temperature reaches 200°C to 350°C. ;
In gas is supplied to the flip tube 3.
これにより、ガラス基板1の熱WJ撃をやわらげながら
フリップデツプ30半田バンプ7およびガラス基板1上
の予Ia半田をI¥融させ、この溶融した半田を介して
フリップチップ3をガラス基板1上に取付ける。次に、
フリップチップ3上に常温で液状を呈するエポキシ樹脂
4を滴下し高温槽内で加熱して硬化させる。この時、エ
ポキシ樹脂4はフリップチップ3周皿に流れ出さないよ
う粘度が高いものが用いられる。このようにして、フリ
ップチップ3をエポキシ桐IIf4により被覆、保護す
る。As a result, the preliminary Ia solder on the flip dip 30, solder bump 7, and glass substrate 1 is melted while softening the thermal WJ impact on the glass substrate 1, and the flip chip 3 is attached onto the glass substrate 1 via this melted solder. . next,
Epoxy resin 4, which is liquid at room temperature, is dropped onto flip chip 3 and cured by heating in a high temperature bath. At this time, the epoxy resin 4 used has a high viscosity so as not to flow out onto the plate surrounding the flip chip. In this way, the flip chip 3 is covered and protected with epoxy paulownia IIf4.
しかし、上記従来の保護方法では、エポキシ樹脂4の粘
度が高いためフリップチップ3とガラス基板1とのI1
1隙にエポキシ41脂4を十分浸透、埋設することがで
きず耐環境性、特に耐湿性に問題があった。However, in the conventional protection method described above, since the epoxy resin 4 has a high viscosity, the I1 between the flip chip 3 and the glass substrate 1 is
Epoxy 41 and resin 4 could not be sufficiently penetrated and buried in the first gap, which caused problems in environmental resistance, especially moisture resistance.
〔問題点を解決するための手段〕
本発明は、基板上に取付けられたチップ部品を樹脂で被
覆する基板搭載チップ部品の保護方法において、基板上
のチップ部品周囲に、その周囲の一部に間口部を形成す
るよう樹脂を塗布した後、基板を真空槽に入れ開口部を
介して基板とチップ部品とのm隙の空気を排出し、次い
で大気圧に戻して12!l隙に前記樹脂を浸透せしめ、
更にチップ部品上に81111を滴下したチップ部品全
体を被覆した後、これらのm脂を加熱して硬化させる基
板搭載チップ部品の保護方法である。[Means for Solving the Problems] The present invention provides a method for protecting chip components mounted on a board, in which the chip components mounted on the board are coated with resin. After applying the resin to form the opening, the board is placed in a vacuum chamber, the air in the m gap between the board and the chip components is exhausted through the opening, and then the pressure is returned to atmospheric pressure (12!). infiltrating the resin into the gap;
Furthermore, in this method of protecting chip components mounted on a substrate, 81111 is dropped onto the chip component to coat the entire chip component, and then the m-lipid is heated and cured.
(作用)
基板とチップ部品との間隙に真空注入法により樹脂を注
入するので、この間隙に容易に樹脂が浸透して完全に樹
脂を埋設できる。更に、チップ部品周囲を樹脂で覆うの
でチップ部品全体を完全にsi脂で被覆できる。(Function) Since the resin is injected into the gap between the substrate and the chip component by the vacuum injection method, the resin easily penetrates into this gap and can be completely buried. Furthermore, since the periphery of the chip component is covered with resin, the entire chip component can be completely covered with Si resin.
(実施例) 以下、本発明を第1図〜第4図を基にして説明する。(Example) Hereinafter, the present invention will be explained based on FIGS. 1 to 4.
第1図は、本発明によるフリップチップ周囲にエポキシ
樹脂9を塗布した状態を示す部分拡大図、第2図は第1
図のト」線に沿う断面図、第3図は第2図を真空状態か
ら大気圧にしてエポキシ樹脂9を浸透させた状態を示す
断面図、第4図は第3図においてフリップチップ仝体を
エポキシ樹脂10で被覆した状態を示す断面図である。FIG. 1 is a partially enlarged view showing the state in which epoxy resin 9 is applied around the flip chip according to the present invention, and FIG.
3 is a sectional view showing the state in which the epoxy resin 9 is permeated from the vacuum state in FIG. 2 to atmospheric pressure, and FIG. FIG. 2 is a cross-sectional view showing a state in which the epoxy resin 10 is coated with the epoxy resin 10. FIG.
尚、第5、第6図に示した従来例と同一部材、向一部位
には同一番号を付して説明を省略する。Incidentally, the same members and similar parts as those of the conventional example shown in FIGS. 5 and 6 are given the same numbers, and their explanations will be omitted.
まず、第1、第2図に示すように、フリップチップ3周
皿に、その周囲の一部に開口部8を形成するようエポキ
シ樹脂9を塗布する。次に、液晶表示v4鱈を真空41
(図示せず)に入れて真空状態にし、ガラス基板1とフ
リップデツプ3との間隙の空気をn口部8を介して外部
に排出せしめる。First, as shown in FIGS. 1 and 2, an epoxy resin 9 is applied to a flip chip three-circumferential plate so as to form an opening 8 in a part of its periphery. Next, liquid crystal display v4 cod vacuum 41
(not shown) is placed in a vacuum state, and the air in the gap between the glass substrate 1 and the flip-deep 3 is discharged to the outside through the n-port 8.
これにより、この間隙が真空状態となる。その後、真空
槽内を大気圧に戻すと、第3図のように真空状態にある
前記IIWAと大気圧との差によりエポキシ樹脂9がr
tJ記圓隙に浸透する。次いで、液晶表示装置を真空槽
内から取り出し、第4図のようにフリップチップ3上面
にエポキシ樹9110を滴下し、フリップチップ3全体
を被覆する。最後に、エポキシ樹脂9.10を120℃
の高温槽内で2時間加熱して硬化させる。このようにし
て、フリップチップ3をエポキシ樹119.10で密■
し保護する。This brings the gap into a vacuum state. After that, when the inside of the vacuum chamber is returned to atmospheric pressure, the epoxy resin 9 is released due to the difference between the IIWA in a vacuum state and atmospheric pressure as shown in FIG.
It penetrates into the gap between tJ records. Next, the liquid crystal display device is taken out of the vacuum chamber, and as shown in FIG. 4, epoxy resin 9110 is dropped onto the top surface of the flip chip 3 to cover the entire flip chip 3. Finally, add epoxy resin 9.10 to 120°C.
Heat and harden in a high temperature bath for 2 hours. In this way, the flip chip 3 is sealed with epoxy resin 119.10.
and protect.
上記エポキシ樹脂9.10は同等の粘度とされており、
粘度は30. Goo〜100.000 cpである。The above epoxy resin 9.10 is said to have the same viscosity,
The viscosity is 30. Goo~100.000 cp.
以上のように、フリップチップ3を完全にエポキシ樹脂
9.10で密n、保護できるので耐湿性などの耐環境性
が向上する。As described above, since the flip chip 3 can be completely protected with the epoxy resin 9.10, environmental resistance such as moisture resistance is improved.
また、上記のように真空注入法を用いてエポキシ樹脂9
をガラス基板1と7リツプチツプ3とのli隙に浸透さ
せるので短時間でエポキシ樹脂9が浸透し従来と比べて
作業性が・一段と向上する。In addition, as described above, epoxy resin 9 is added using the vacuum injection method.
Since the epoxy resin 9 permeates into the li gap between the glass substrate 1 and the 7-lip chip 3, the epoxy resin 9 permeates in a short time, and the workability is further improved compared to the conventional method.
尚、本実施例ではエポキシ樹脂により説明したが、エポ
キシ樹脂に限らずフェノール樹脂やシリコーン樹脂など
の熱硬化型樹脂が用いられる。In this embodiment, epoxy resin was used, but not only epoxy resin but also thermosetting resins such as phenol resin and silicone resin can be used.
(効果)
以上のように本発明によれば、チップ部品を完全に樹脂
で密閉、保護できるので耐湿性などの耐環境性が著しく
向上する。(Effects) As described above, according to the present invention, chip components can be completely sealed and protected with resin, so environmental resistance such as moisture resistance is significantly improved.
第1図は、本発明によるフリップチップ周囲にエポキシ
樹vR9を塗布した状態を示す部分拡大図、第2図は第
1図の■−■線に沿う断面図、第3図は第2図を貫空状
悪から大気圧にしてエポキシ樹脂9を浸透させた状態を
示す断面図、第4図は第3図においてフリップチップ全
体をエポキシ樹脂10で被覆した状態を示す断面図、第
5図は従来のフリップチップを搭載した液晶表示装置の
断面図、第6図は第5図におけるフリップデツプ全体を
エポキシ樹vB4で被覆した状態を示す断面図である。
1・・・ガラス拮板、3・・・フリップチップ(チップ
部品)、4.9.10・・・エボ4ニジ11脂、8・・
・開口部。
特許出願人 アルプス電気株式会社
第1図
第2図
第3図FIG. 1 is a partially enlarged view showing the state in which epoxy resin vR9 is applied around the flip chip according to the present invention, FIG. 2 is a cross-sectional view taken along the line ■-■ in FIG. 1, and FIG. 4 is a sectional view showing a state in which the epoxy resin 9 is infiltrated at atmospheric pressure due to poor air penetration condition, FIG. 4 is a sectional view showing a state in which the entire flip chip in FIG. 3 is coated with epoxy resin 10, and FIG. FIG. 6 is a cross-sectional view of a liquid crystal display device equipped with a conventional flip chip, and is a cross-sectional view showing a state in which the entire flip depth in FIG. 5 is covered with epoxy resin vB4. 1...Glass plate, 3...Flip chip (chip parts), 4.9.10...Evo 4 Niji 11 fat, 8...
·Aperture. Patent applicant: Alps Electric Co., Ltd. Figure 1 Figure 2 Figure 3
Claims (1)
搭載チップ部品の保護方法において、基板上のチップ部
品周囲に、その周囲の一部に開口部を形成するよう樹脂
を塗布した後、基板を真空層に入れ開口部を介して基板
とチップ部品との間隙の空気を排出し、次いで大気圧に
戻して間隙に前記樹脂を浸透せしめ、更にチップ部品上
に樹脂を滴下したチップ部品全体を被覆した後、これら
の樹脂を加熱して硬化させることを特徴とする基板搭載
チップ部品の保護方法。In a method for protecting chip components mounted on a board, in which the chip components mounted on the board are coated with resin, resin is applied around the chip components on the board so as to form an opening in a part of the periphery, and then the board is removed. The air in the gap between the substrate and the chip component is evacuated through the opening in a vacuum layer, and then the pressure is returned to atmospheric pressure to allow the resin to penetrate into the gap, and the resin is then dropped onto the chip component to cover the entire chip component. A method for protecting chip components mounted on a board, which comprises heating and curing these resins.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP569787A JPS63173092A (en) | 1987-01-13 | 1987-01-13 | Protection of chip part carrying circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP569787A JPS63173092A (en) | 1987-01-13 | 1987-01-13 | Protection of chip part carrying circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63173092A true JPS63173092A (en) | 1988-07-16 |
Family
ID=11618294
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP569787A Pending JPS63173092A (en) | 1987-01-13 | 1987-01-13 | Protection of chip part carrying circuit board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63173092A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094354A (en) * | 1996-12-03 | 2000-07-25 | Nec Corporation | Chip component mounting board, chip component mounting structure, and method of manufacturing chip component mounting board |
US6885522B1 (en) | 1999-05-28 | 2005-04-26 | Fujitsu Limited | Head assembly having integrated circuit chip covered by layer which prevents foreign particle generation |
-
1987
- 1987-01-13 JP JP569787A patent/JPS63173092A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094354A (en) * | 1996-12-03 | 2000-07-25 | Nec Corporation | Chip component mounting board, chip component mounting structure, and method of manufacturing chip component mounting board |
US6885522B1 (en) | 1999-05-28 | 2005-04-26 | Fujitsu Limited | Head assembly having integrated circuit chip covered by layer which prevents foreign particle generation |
US7347347B2 (en) | 1999-05-28 | 2008-03-25 | Fujitsu Limited | Head assembly, disk unit, and bonding method and apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5120678A (en) | Electrical component package comprising polymer-reinforced solder bump interconnection | |
US7663215B2 (en) | Electronic module with a conductive-pattern layer and a method of manufacturing same | |
KR100632712B1 (en) | Method for forming interconnect bumps on a semiconductor die | |
JP4299126B2 (en) | Method for hermetically sealing components | |
JPH08236654A (en) | Chip carrier and manufacture thereof | |
US6023096A (en) | Semiconductor device having metal foil integral with sealing resin | |
JP2000340712A (en) | Polymer-reinforced column grid array | |
US6067709A (en) | Applying encapsulating material to substrates | |
JPS63173092A (en) | Protection of chip part carrying circuit board | |
JP5604937B2 (en) | Electronic component, electronic device and manufacturing method thereof | |
JPH0491443A (en) | Manufacture of semiconductor device | |
US8222723B2 (en) | Electric module having a conductive pattern layer | |
JPS59202642A (en) | Manufacture of hybrid integrated circuit device | |
JP2599649B2 (en) | Resin sealing mounting method for electronic components | |
JPH0442922Y2 (en) | ||
JP4000676B2 (en) | Printed wiring board and manufacturing method thereof | |
JPH0695561B2 (en) | Two-row parallel multi-terminal hybrid integrated circuit device | |
JPH03177034A (en) | Connection of electronic component | |
JPH02103944A (en) | Mounting method of semiconductor chip | |
JPS6119154A (en) | Resin sealed type semiconductor device | |
JPH0590957U (en) | Flip chip coating structure | |
JPH0311903Y2 (en) | ||
JPH05181155A (en) | Production of semiconductor equipment | |
JP3156642B2 (en) | Hybrid integrated circuit device | |
JPS62202544A (en) | Semiconductor device |