JPS63151054U - - Google Patents
Info
- Publication number
- JPS63151054U JPS63151054U JP4131887U JP4131887U JPS63151054U JP S63151054 U JPS63151054 U JP S63151054U JP 4131887 U JP4131887 U JP 4131887U JP 4131887 U JP4131887 U JP 4131887U JP S63151054 U JPS63151054 U JP S63151054U
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic processing
- control signal
- processing unit
- memory
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4131887U JPH0454522Y2 (https=) | 1987-03-20 | 1987-03-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4131887U JPH0454522Y2 (https=) | 1987-03-20 | 1987-03-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63151054U true JPS63151054U (https=) | 1988-10-04 |
| JPH0454522Y2 JPH0454522Y2 (https=) | 1992-12-21 |
Family
ID=30856204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4131887U Expired JPH0454522Y2 (https=) | 1987-03-20 | 1987-03-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0454522Y2 (https=) |
-
1987
- 1987-03-20 JP JP4131887U patent/JPH0454522Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0454522Y2 (https=) | 1992-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0785547B2 (ja) | フレーム変換器 | |
| JPS63151054U (https=) | ||
| JPS6137084Y2 (https=) | ||
| JPS58139261A (ja) | メモリ共有方式 | |
| JPH0356983U (https=) | ||
| JPS6397149U (https=) | ||
| JPS63163950A (ja) | アドレス変換回路 | |
| JPH0270252U (https=) | ||
| JPH0328596U (https=) | ||
| JPS6113267B2 (https=) | ||
| JPS62138399U (https=) | ||
| JPS58138146U (ja) | シリアルデ−タ入力装置 | |
| JPH0374052U (https=) | ||
| JPS6439540U (https=) | ||
| JPS61204893A (ja) | デ−タ出力バツフア回路 | |
| JPS61162160U (https=) | ||
| JPS62183263U (https=) | ||
| JPS62100551U (https=) | ||
| JPH03113653A (ja) | アドレス生成回路 | |
| JPS5836402U (ja) | シ−ケンサ | |
| JPH0482736U (https=) | ||
| JPH0191959U (https=) | ||
| JPS6396700U (https=) | ||
| JPS6339754U (https=) | ||
| JPS59182758U (ja) | マイクロプロセツサ |