JPS63142926U - - Google Patents

Info

Publication number
JPS63142926U
JPS63142926U JP3652187U JP3652187U JPS63142926U JP S63142926 U JPS63142926 U JP S63142926U JP 3652187 U JP3652187 U JP 3652187U JP 3652187 U JP3652187 U JP 3652187U JP S63142926 U JPS63142926 U JP S63142926U
Authority
JP
Japan
Prior art keywords
muting
frequency
control circuit
audio
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3652187U
Other languages
Japanese (ja)
Other versions
JPH0424663Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987036521U priority Critical patent/JPH0424663Y2/ja
Publication of JPS63142926U publication Critical patent/JPS63142926U/ja
Application granted granted Critical
Publication of JPH0424663Y2 publication Critical patent/JPH0424663Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Noise Elimination (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１図はこの考案に係るミユーテイング制御回
路の一例を示す受信装置、第２図はＰＬＬの系統
図、第３図はミユーテイング制御動作の一例を示
すフローチヤート、第４図は従来のミユーテイン
グ動作を説明する波形図である。 １……受信装置、１０……チユーナ、１３……
コントローラ、２０……ＰＬＬ、３０……音声ミ
ユーテイング回路。 Fig. 1 is a receiving device showing an example of a muting control circuit according to this invention, Fig. 2 is a system diagram of a PLL, Fig. 3 is a flowchart showing an example of a muting control operation, and Fig. 4 is a diagram showing a conventional muting operation. FIG. 3 is a waveform diagram for explanation. 1... Receiving device, 10... Tuner, 13...
Controller, 20... PLL, 30... Audio muting circuit.

Claims (1)

【実用新案登録請求の範囲】 (1) 局間周波数ごとに音声ミユーテイングを一
時的に解除しながら周波数掃引を行なうようにし
た間欠ミユート方式のミユーテイング制御回路に
おいて、 局部発振器を周波数制御するＰＬＬと、 これに選局信号を供給する制御用マイクロコン
ピユータと、 復調出力をミユーテイングする音声ミユーテイ
ング回路とを有し、 上記ＰＬＬからの周波数ロツク状態を示すロツ
ク信号が制御用マイクロコンピユータに取り込ま
れ、このロツク信号が入力したタイミングにより
、一定期間上記音声ミユーテイング回路を制御す
ることによつて、音声ミユートを一時的に解除す
るようにしたことを特徴とするミユーテイング制
御回路。 (2) 上記音声ミユーテイング一時解除時間は、
ほぼ１２０ｍｓｅｃに選定されてなることを特徴
とする実用新案登録請求の範囲第１項記載のミユ
ーテイング制御回路。[Scope of Claim for Utility Model Registration] (1) In an intermittent muting type muting control circuit that sweeps the frequency while temporarily canceling audio muting for each inter-station frequency, a PLL that controls the frequency of a local oscillator; It has a control microcomputer that supplies a channel selection signal, and an audio muting circuit that mutates the demodulated output. A lock signal indicating the frequency lock state from the PLL is taken into the control microcomputer, and the lock signal is A muting control circuit characterized in that the audio muting is temporarily canceled by controlling the audio muting circuit for a certain period of time according to the input timing. (2) The above audio muting temporary release time is
The muting control circuit according to claim 1, characterized in that the muting control circuit is set to approximately 120 msec.
JP1987036521U 1987-03-12 1987-03-12 Expired JPH0424663Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987036521U JPH0424663Y2 (en) 1987-03-12 1987-03-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987036521U JPH0424663Y2 (en) 1987-03-12 1987-03-12

Publications (2)

Publication Number Publication Date
JPS63142926U true JPS63142926U (en) 1988-09-20
JPH0424663Y2 JPH0424663Y2 (en) 1992-06-11

Family

ID=30847000

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987036521U Expired JPH0424663Y2 (en) 1987-03-12 1987-03-12

Country Status (1)

Country Link
JP (1) JPH0424663Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009049954A (en) * 2007-08-23 2009-03-05 Victor Co Of Japan Ltd Receiver and receiving method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5815336A (en) * 1981-07-20 1983-01-28 Matsushita Electric Ind Co Ltd Radio receiver
JPS60150826U (en) * 1984-03-17 1985-10-07 オンキヨー株式会社 Key operation bell sound generator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5815336A (en) * 1981-07-20 1983-01-28 Matsushita Electric Ind Co Ltd Radio receiver
JPS60150826U (en) * 1984-03-17 1985-10-07 オンキヨー株式会社 Key operation bell sound generator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009049954A (en) * 2007-08-23 2009-03-05 Victor Co Of Japan Ltd Receiver and receiving method

Also Published As

Publication number Publication date
JPH0424663Y2 (en) 1992-06-11

Similar Documents

Publication Publication Date Title
JPS63142926U (en)
JPS596036Y2 (en) Timer control device for television receivers, etc.
JPH0260378U (en)
JPS6188378U (en)
JPH01146630U (en)
JPS59132240U (en) Channel selection device
JPS647441U (en)
JPH02130123U (en)
JPS5850509U (en) AGC circuit
JPS63159929U (en)
JPH0186776U (en)
JPH0310627U (en)
JPH0228130U (en)
JPS633673U (en)
JPH03109430U (en)
JPH0390128U (en)
JPS6447174U (en)
JPS63152372U (en)
JPS61136343U (en)
JPS60153229A (en) Receiver circuit
JPS59132238U (en) Channel selection device
JPH0379552U (en)
JPS6293825U (en)
JPS6391860U (en)
JPS583637U (en) television receiver