JPS63139416A - 差動電圧コンパレータの動作方法及び電圧コンパレータ - Google Patents

差動電圧コンパレータの動作方法及び電圧コンパレータ

Info

Publication number
JPS63139416A
JPS63139416A JP28643587A JP28643587A JPS63139416A JP S63139416 A JPS63139416 A JP S63139416A JP 28643587 A JP28643587 A JP 28643587A JP 28643587 A JP28643587 A JP 28643587A JP S63139416 A JPS63139416 A JP S63139416A
Authority
JP
Japan
Prior art keywords
voltage
source
mos transistor
differential
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP28643587A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0431605B2 (enrdf_load_stackoverflow
Inventor
エリック ジョン スワンソン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Crystal Semiconductor Corp
Original Assignee
Crystal Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Crystal Semiconductor Corp filed Critical Crystal Semiconductor Corp
Publication of JPS63139416A publication Critical patent/JPS63139416A/ja
Publication of JPH0431605B2 publication Critical patent/JPH0431605B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
    • H03F3/45632Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
    • H03F3/45744Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
    • H03F3/45766Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using balancing means
    • H03F3/45771Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using balancing means using switching means
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/2481Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/249Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors using clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Manipulation Of Pulses (AREA)
  • Analogue/Digital Conversion (AREA)
JP28643587A 1986-11-12 1987-11-11 差動電圧コンパレータの動作方法及び電圧コンパレータ Granted JPS63139416A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US93013186A 1986-11-12 1986-11-12
US930,131 1986-11-12

Publications (2)

Publication Number Publication Date
JPS63139416A true JPS63139416A (ja) 1988-06-11
JPH0431605B2 JPH0431605B2 (enrdf_load_stackoverflow) 1992-05-27

Family

ID=25458959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28643587A Granted JPS63139416A (ja) 1986-11-12 1987-11-11 差動電圧コンパレータの動作方法及び電圧コンパレータ

Country Status (4)

Country Link
JP (1) JPS63139416A (enrdf_load_stackoverflow)
DE (1) DE3736735A1 (enrdf_load_stackoverflow)
FR (1) FR2606565B1 (enrdf_load_stackoverflow)
GB (1) GB2198306B (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2021200415A1 (enrdf_load_stackoverflow) * 2020-03-30 2021-10-07

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0451378A1 (en) * 1990-04-10 1991-10-16 Hewlett-Packard Limited FET amplifying circuits and methods of operation
US5272395A (en) * 1991-04-05 1993-12-21 Analog Devices, Inc. CMOS strobed comparator

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028558A (en) * 1976-06-21 1977-06-07 International Business Machines Corporation High accuracy MOS comparator
US4201947A (en) * 1978-02-10 1980-05-06 Rca Corporation Long-tailed-pair connections of MOSFET's operated in sub-threshold region
US4323852A (en) * 1979-11-29 1982-04-06 University Of Iowa Research Foundation Fast recovery electrode amplifier
US4320347A (en) * 1980-10-01 1982-03-16 American Microsystems, Inc. Switched capacitor comparator
US4611130A (en) * 1984-02-13 1986-09-09 At&T Bell Laboratories Floating input comparator with precharging of input parasitic capacitors

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2021200415A1 (enrdf_load_stackoverflow) * 2020-03-30 2021-10-07

Also Published As

Publication number Publication date
DE3736735C2 (enrdf_load_stackoverflow) 1990-05-03
FR2606565B1 (fr) 1992-12-04
FR2606565A1 (fr) 1988-05-13
GB8726409D0 (en) 1987-12-16
GB2198306B (en) 1990-10-03
DE3736735A1 (de) 1988-06-01
GB2198306A (en) 1988-06-08
JPH0431605B2 (enrdf_load_stackoverflow) 1992-05-27

Similar Documents

Publication Publication Date Title
US7554379B2 (en) High-speed, low-power level shifter for mixed signal-level environments
US5247210A (en) Method and circuitry for decreasing the recovery time of an MOS differential voltage comparator
US6323697B1 (en) Low distortion sample and hold circuit
US3988617A (en) Field effect transistor bias circuit
TWI474597B (zh) 用於轉移電荷的裝置
US4752703A (en) Current source polarity switching circuit
US6956411B1 (en) Constant RON switch circuit with low distortion and reduction of pedestal errors
US7973570B2 (en) Sample-and-hold (S/H) circuit
JPH01206722A (ja) 信号遅延回路
US3900746A (en) Voltage level conversion circuit
US20010020861A1 (en) Delay circuit
US5036219A (en) Precise, high speed CMOS track (sample)/hold circuits
JPH04345208A (ja) パワーオンリセット回路
JPH06209252A (ja) Cmos入力段
US4798972A (en) Apparatus and method for capacitor coupled complementary buffering
US4430587A (en) MOS Fixed delay circuit
US4109163A (en) High speed, radiation hard complementary mos capacitive voltage level shift circuit
US6781434B2 (en) Low charge-dump transistor switch
US4656429A (en) Voltage comparison circuit with ripple component elimination
US4633101A (en) Semiconductor sample and hold switching circuit
KR0159324B1 (ko) 데이터 출력회로
JPH0252460B2 (enrdf_load_stackoverflow)
JPS63139416A (ja) 差動電圧コンパレータの動作方法及び電圧コンパレータ
WO2006029286A1 (en) Low-voltage cmos switch with novel clock boosting scheme
US5532628A (en) Fast comparator circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080527

Year of fee payment: 16