JPS63138718U - - Google Patents
Info
- Publication number
- JPS63138718U JPS63138718U JP3165587U JP3165587U JPS63138718U JP S63138718 U JPS63138718 U JP S63138718U JP 3165587 U JP3165587 U JP 3165587U JP 3165587 U JP3165587 U JP 3165587U JP S63138718 U JPS63138718 U JP S63138718U
- Authority
- JP
- Japan
- Prior art keywords
- analog amplifier
- converter
- signal
- cpu
- receives
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003321 amplification Effects 0.000 claims 2
- 238000003199 nucleic acid amplification method Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Control Of Amplification And Gain Control (AREA)
Description
図は本考案の一実施例の回路図である。
１，２……アナログアンプ、４，７……入力端
子、６……Ａ／Ｄコンバータ、８……ＣＰＵ、９
……出力バス、１０……Ｄ／Ａコンバータ、１１
……マスタリングスイツチ。
The figure is a circuit diagram of an embodiment of the present invention. 1, 2... Analog amplifier, 4, 7... Input terminal, 6... A/D converter, 8... CPU, 9
...Output bus, 10...D/A converter, 11
...Mastering switch.
Claims (1)
Ａ／Ｄコンバータと、該Ａ／Ｄコンバータの出力
データを受け、該データによりフイードバツク量
テーブルを参照しながら前記アナログアンプに増
幅度変更の指示をデイジタルで出力するポートを
有するＣＰＵと、該ＣＰＵからのデイジタル増幅
度指示信号を受け、該信号に応じたフイードバツ
ク量をアナログでアナログアンプの負帰還回路お
よび入力抵抗回路に出力するＤ／Ａコンバータと
を備えたことを特徴とするアナログアンプ装置。 An A/D converter that digitizes the output signal of the analog amplifier, and receives the output data of the A/D converter, and digitally outputs an instruction to change the amplification degree to the analog amplifier while referring to a feedback amount table based on the data. Equipped with a CPU having a port, and a D/A converter that receives a digital amplification degree instruction signal from the CPU and outputs a feedback amount corresponding to the signal in analog form to a negative feedback circuit and an input resistance circuit of an analog amplifier. An analog amplifier device featuring:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3165587U JPS63138718U (en) | 1987-03-04 | 1987-03-04 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3165587U JPS63138718U (en) | 1987-03-04 | 1987-03-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63138718U true JPS63138718U (en) | 1988-09-13 |
Family
ID=30837593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3165587U Pending JPS63138718U (en) | 1987-03-04 | 1987-03-04 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63138718U (en) |
-
1987
- 1987-03-04 JP JP3165587U patent/JPS63138718U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63138718U (en) | ||
| JPS6150317U (en) | ||
| JPH01146176U (en) | ||
| JPS6289831U (en) | ||
| JPS6248100U (en) | ||
| JPS6034653U (en) | Central processing unit input/output port circuit | |
| JPS6429973U (en) | ||
| JPS6381516U (en) | ||
| JPS6312920U (en) | ||
| JPS6287141U (en) | ||
| JPS63171021U (en) | ||
| JPH0438120U (en) | ||
| JPH021927U (en) | ||
| JPH0224386U (en) | ||
| JPH0249228U (en) | ||
| JPS6392438U (en) | ||
| JPS58191731U (en) | Differential amplification analog-to-digital conversion circuit | |
| JPH0249222U (en) | ||
| JPS63120417U (en) | ||
| JPS58164321U (en) | analog signal amplifier | |
| JPS6271912U (en) | ||
| JPS61197778U (en) | ||
| JPH0358036U (en) | ||
| JPS63149621U (en) | ||
| JPS62100725U (en) |