JPS63131129U - - Google Patents

Info

Publication number
JPS63131129U
JPS63131129U JP1987023168U JP2316887U JPS63131129U JP S63131129 U JPS63131129 U JP S63131129U JP 1987023168 U JP1987023168 U JP 1987023168U JP 2316887 U JP2316887 U JP 2316887U JP S63131129 U JPS63131129 U JP S63131129U
Authority
JP
Japan
Prior art keywords
semiconductor device
semiconductor element
outer peripheral
utility
peripheral portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987023168U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987023168U priority Critical patent/JPS63131129U/ja
Publication of JPS63131129U publication Critical patent/JPS63131129U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05557Shape in side view comprising protrusions or indentations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例を拡大して示す平面
図、第2図は本考案のA―A′断面図、第3図は
半導体素子電極部に金属細線を接続した状態を拡
大して示す断面図、第4図は従来の半導体素子を
用いて半導体素子電極部に金属細線を接続した状
態を拡大して示す断面図である。 1……半導体素子電極、2……絶縁被膜、3…
…シリコン基板、4……金属細線、5……半導体
素子電極。
Fig. 1 is an enlarged plan view of an embodiment of the present invention, Fig. 2 is a sectional view taken along line A-A' of the present invention, and Fig. 3 is an enlarged view of a thin metal wire connected to the electrode portion of a semiconductor element. FIG. 4 is an enlarged cross-sectional view showing a state in which thin metal wires are connected to semiconductor element electrodes using a conventional semiconductor element. 1... Semiconductor element electrode, 2... Insulating coating, 3...
...Silicon substrate, 4...Metal thin wire, 5...Semiconductor element electrode.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 外部リード接続用の半導体素子電極の外周部に
台形状の傾斜を付与した構造を有して成ることを
特徴とする半導体素子。
1. A semiconductor device characterized in that it has a structure in which a trapezoidal slope is applied to an outer peripheral portion of a semiconductor device electrode for external lead connection.
JP1987023168U 1987-02-18 1987-02-18 Pending JPS63131129U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987023168U JPS63131129U (en) 1987-02-18 1987-02-18

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987023168U JPS63131129U (en) 1987-02-18 1987-02-18

Publications (1)

Publication Number Publication Date
JPS63131129U true JPS63131129U (en) 1988-08-26

Family

ID=30821219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987023168U Pending JPS63131129U (en) 1987-02-18 1987-02-18

Country Status (1)

Country Link
JP (1) JPS63131129U (en)

Similar Documents

Publication Publication Date Title
JPS63131129U (en)
JPH02114943U (en)
JPS6364035U (en)
JPS6265840U (en)
JPH0369232U (en)
JPS61140533U (en)
JPS62103252U (en)
JPS63172146U (en)
JPS63200355U (en)
JPH01146559U (en)
JPS62145337U (en)
JPS6249241U (en)
JPS6382950U (en)
JPS6367246U (en)
JPS6312838U (en)
JPH0365245U (en)
JPH02146854U (en)
JPS62160556U (en)
JPS63119248U (en)
JPS6236535U (en)
JPH0262734U (en)
JPS622268U (en)
JPS63159842U (en)
JPH0173935U (en)
JPH0365244U (en)