JPS6311799U - - Google Patents
Info
- Publication number
- JPS6311799U JPS6311799U JP10300686U JP10300686U JPS6311799U JP S6311799 U JPS6311799 U JP S6311799U JP 10300686 U JP10300686 U JP 10300686U JP 10300686 U JP10300686 U JP 10300686U JP S6311799 U JPS6311799 U JP S6311799U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- refresh circuit
- access
- access signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Description
第1図は本考案のメモリリフレツシユ回路の一
実施例を示すブロツク図である。
1……リフレツシユ回路、2……選択回路、3
……制御回路、4……ダイナミツクRAM、5…
…CPU、S1,S2……アクセス信号、S3,
S5……アドレス信号、S4,S6……メモリ制
御信号。
FIG. 1 is a block diagram showing an embodiment of the memory refresh circuit of the present invention. 1... Refresh circuit, 2... Selection circuit, 3
...Control circuit, 4...Dynamic RAM, 5...
...CPU, S1, S2...Access signal, S3,
S5...Address signal, S4, S6...Memory control signal.
Claims (1)
で送出されるリフレツシユ回路からの第2のアク
セス信号のうちいずれが早く入力されたかにより
、早く入力された一方のアクセス信号を出力する
選択回路と、 前記第1または第2のいずれのアクセス信号が
入力されたかにより、CPUまたはリフレツシユ
回路から送出されたアドレス信号とメモリ制御信
号を入力して、CPUまたはリフレツシユ回路か
らダイナミツクRAMをアクセスするのに必要な
波形の信号を発生してダイナミツクRAMに出力
する制御回路を備えたメモリリフレツシユ回路。[Claims for Utility Model Registration] The first access signal from the refresh circuit, the first access signal from the CPU, and the second access signal from the refresh circuit that are sent out at a constant cycle are input earlier depending on which one is input earlier. a selection circuit that outputs one of the access signals; and a selection circuit that inputs an address signal and a memory control signal sent from the CPU or a refresh circuit, depending on whether the first or second access signal is input, and A memory refresh circuit includes a control circuit that generates a waveform signal necessary for accessing a dynamic RAM from the refresh circuit and outputs it to the dynamic RAM.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10300686U JPS6311799U (en) | 1986-07-03 | 1986-07-03 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10300686U JPS6311799U (en) | 1986-07-03 | 1986-07-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6311799U true JPS6311799U (en) | 1988-01-26 |
Family
ID=30975164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10300686U Pending JPS6311799U (en) | 1986-07-03 | 1986-07-03 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6311799U (en) |
-
1986
- 1986-07-03 JP JP10300686U patent/JPS6311799U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6311799U (en) | ||
JPS6168400U (en) | ||
JPS6452076U (en) | ||
JPH01117778U (en) | ||
JPS5812821U (en) | memory recorder | |
JPH01120251U (en) | ||
JPS6439536U (en) | ||
JPS6251428U (en) | ||
JPH0293881U (en) | ||
JPS6093200U (en) | Dynamic memory access circuit | |
JPH0246245U (en) | ||
JPH0255346U (en) | ||
JPH0214152U (en) | ||
JPS62100551U (en) | ||
JPS63114348U (en) | ||
JPH0166697U (en) | ||
JPH022751U (en) | ||
JPS6294498U (en) | ||
JPS62175352U (en) | ||
JPS63163543U (en) | ||
JPS6348251U (en) | ||
JPH0382441U (en) | ||
JPH0334159U (en) | ||
JPH03124248U (en) | ||
JPH01144943U (en) |