JPS63111031U - - Google Patents

Info

Publication number
JPS63111031U
JPS63111031U JP40987U JP40987U JPS63111031U JP S63111031 U JPS63111031 U JP S63111031U JP 40987 U JP40987 U JP 40987U JP 40987 U JP40987 U JP 40987U JP S63111031 U JPS63111031 U JP S63111031U
Authority
JP
Japan
Prior art keywords
circuit
conversion circuit
sampling
multiplies
decimation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP40987U
Other languages
English (en)
Other versions
JPH0453069Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987000409U priority Critical patent/JPH0453069Y2/ja
Publication of JPS63111031U publication Critical patent/JPS63111031U/ja
Application granted granted Critical
Publication of JPH0453069Y2 publication Critical patent/JPH0453069Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Description

【図面の簡単な説明】
第１図はこの考案の一実施例の構成を示すブロ
ツク図、第２図および第３図は各々同実施例の回
路各部の周波数特性を示す特性図、第４図〜第６
図は各々同実施例の応用例を説明するための図、
第７図はＡ／Ｄ変換器の後段にデジタルフイルタ
を接続する場合の構成を示すブロツク図、第８図
は従来のデルタシグマ変調方式のＡ／Ｄ変換器の
構成を示すブロツク図、第９図はデルタシグマ変
調回路の構成を示すブロツク図、第１０図は第８
図に示す回路各部の周波数特性を示す特性図であ
る。 ２０ｂ……第２の変換回路、２２……加算器、
ＤＬ１〜ＤＬｎ……レジスタ、ＭＰ１〜ＭＰｎ…
…乗算器、ＷＤ１〜ＷＤｎ……係数。

Claims (1)

    【実用新案登録請求の範囲】
  1. デルタシグマ変調された信号に所定の窓関数を
    乗じるとともに所定周期に渡つて累算してリニア
    ＰＣＭ信号を作成する第１の変換回路と、前記第
    １の変換回路が出力するリニアＰＣＭ信号を順次
    サプリングするとともに、サプリング値に所定の
    係数を乗じ、この乗算値をより低速のサンプリン
    グ周期毎に加算して出力する第２の変換回路とを
    有するデシメイシヨン回路において、前記第２の
    変換回路の乗算用係数に非フラツトなフイルタ特
    性を付加したことを特徴とするデシメイシヨン回
    路。
JP1987000409U 1987-01-06 1987-01-06 Expired JPH0453069Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987000409U JPH0453069Y2 (ja) 1987-01-06 1987-01-06

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987000409U JPH0453069Y2 (ja) 1987-01-06 1987-01-06

Publications (2)

Publication Number Publication Date
JPS63111031U true JPS63111031U (ja) 1988-07-16
JPH0453069Y2 JPH0453069Y2 (ja) 1992-12-14

Family

ID=30777357

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987000409U Expired JPH0453069Y2 (ja) 1987-01-06 1987-01-06

Country Status (1)

Country Link
JP (1) JPH0453069Y2 (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61283210A (ja) * 1985-06-10 1986-12-13 Matsushita Electric Ind Co Ltd デジタル音場補正イコライザ

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61283210A (ja) * 1985-06-10 1986-12-13 Matsushita Electric Ind Co Ltd デジタル音場補正イコライザ

Also Published As

Publication number Publication date
JPH0453069Y2 (ja) 1992-12-14

Similar Documents

Publication Publication Date Title
JPS63111031U (ja)
JPS6341937U (ja)
JPS63108237U (ja)
JPH01177618U (ja)
JPS6433218U (ja)
JPS60145745U (ja) Ｄ／ａ変換回路
JPS58138412U (ja) 電子ボリュ−ム回路
JPH01159433U (ja)
JPH0232244U (ja)
JPS6082845U (ja) デイジタル温度補償水晶発振器のノイズ低減回路
JPS62158672U (ja)
JPH03110663U (ja)
JPS63161370U (ja)
JPS6269169U (ja)
JPH0236232U (ja)
JPH0373024U (ja)
JPS5936623U (ja) デイジタル制御減衰器
JPS5854149U (ja) Ｆｍステレオチユ−ナ
JPS63108236U (ja)
JPS60139358U (ja) デイジタルｆｍチユ−ナ
JPH0295940U (ja)
JPS5888481U (ja) 高周波変調器
JPH02130131U (ja)
JPS6082846U (ja) 信号処理装置
JPS63105961U (ja)