JPS63106987A - Ｆｉｆｏ回路のデ−タ空領域検出回路 - Google Patents

Ｆｉｆｏ回路のデ−タ空領域検出回路

Info

Publication number
JPS63106987A
JPS63106987A JP61253016A JP25301686A JPS63106987A JP S63106987 A JPS63106987 A JP S63106987A JP 61253016 A JP61253016 A JP 61253016A JP 25301686 A JP25301686 A JP 25301686A JP S63106987 A JPS63106987 A JP S63106987A
Authority
JP
Japan
Prior art keywords
data
fifo
circuit
transistor
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61253016A
Other languages
English (en)
Japanese (ja)
Other versions
JPH059873B2 (enrdf_load_stackoverflow
Inventor
Shinichi Hirano
平野　進一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61253016A priority Critical patent/JPS63106987A/ja
Publication of JPS63106987A publication Critical patent/JPS63106987A/ja
Publication of JPH059873B2 publication Critical patent/JPH059873B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
  • Information Transfer Systems (AREA)
JP61253016A 1986-10-23 1986-10-23 Ｆｉｆｏ回路のデ−タ空領域検出回路 Granted JPS63106987A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61253016A JPS63106987A (ja) 1986-10-23 1986-10-23 Ｆｉｆｏ回路のデ−タ空領域検出回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61253016A JPS63106987A (ja) 1986-10-23 1986-10-23 Ｆｉｆｏ回路のデ−タ空領域検出回路

Publications (2)

Publication Number Publication Date
JPS63106987A true JPS63106987A (ja) 1988-05-12
JPH059873B2 JPH059873B2 (enrdf_load_stackoverflow) 1993-02-08

Family

ID=17245312

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61253016A Granted JPS63106987A (ja) 1986-10-23 1986-10-23 Ｆｉｆｏ回路のデ−タ空領域検出回路

Country Status (1)

Country Link
JP (1) JPS63106987A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH059873B2 (enrdf_load_stackoverflow) 1993-02-08

Similar Documents

Publication Publication Date Title
US3976949A (en) Edge sensitive set-reset flip flop
US3971960A (en) Flip-flop false output rejection circuit
US4686396A (en) Minimum delay high speed bus driver
US5459421A (en) Dynamic-static master slave flip-flop circuit
US3679913A (en) Binary flip-flop employing insulated gate field effect transistors and suitable for cascaded frequency divider operation
EP0219846B1 (en) Latch circuit tolerant of undefined control signals
JPS59151523A (ja) 遷移検出回路
US5148052A (en) Recirculating transparent latch employing a multiplexing circuit
JPS6159014B2 (enrdf_load_stackoverflow)
US4420695A (en) Synchronous priority circuit
EP0058273B1 (en) Two-level threshold circuitry for large scale integrated circuit memories
KR850008567A (ko) 반도체 집적회로
GB2121254A (en) Data bus precharging circuits
GB1283623A (en) Logical circuit building block
EP0147103A2 (en) Mos implementation of shift register latch
JPS63106987A (ja) Ｆｉｆｏ回路のデ−タ空領域検出回路
GB1363707A (en) Synchronous buffer unit
KR0185407B1 (ko) 기록 승인 회로
JPH0270120A (ja) 出力回路
JPS605621A (ja) 非同期信号同期化回路
KR950008460B1 (ko) 무입력상태 검출회로
KR930007789Y1 (ko) 글리치에 따른 시스템 리세트 방지회로
JPH058516B2 (enrdf_load_stackoverflow)
JPH0254690B2 (enrdf_load_stackoverflow)
KR970003139Y1 (ko) 저전압동작의 롬구조