JPS6310464B2 - - Google Patents
Info
- Publication number
- JPS6310464B2 JPS6310464B2 JP57228856A JP22885682A JPS6310464B2 JP S6310464 B2 JPS6310464 B2 JP S6310464B2 JP 57228856 A JP57228856 A JP 57228856A JP 22885682 A JP22885682 A JP 22885682A JP S6310464 B2 JPS6310464 B2 JP S6310464B2
- Authority
- JP
- Japan
- Prior art keywords
- sigp
- busy
- control
- instruction
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57228856A JPS59116876A (ja) | 1982-12-23 | 1982-12-23 | マルチプロセツサシステムにおけるシグナルプロセツサ命令実行制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57228856A JPS59116876A (ja) | 1982-12-23 | 1982-12-23 | マルチプロセツサシステムにおけるシグナルプロセツサ命令実行制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59116876A JPS59116876A (ja) | 1984-07-05 |
| JPS6310464B2 true JPS6310464B2 (OSRAM) | 1988-03-07 |
Family
ID=16882947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57228856A Granted JPS59116876A (ja) | 1982-12-23 | 1982-12-23 | マルチプロセツサシステムにおけるシグナルプロセツサ命令実行制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59116876A (OSRAM) |
-
1982
- 1982-12-23 JP JP57228856A patent/JPS59116876A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59116876A (ja) | 1984-07-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4602327A (en) | Bus master capable of relinquishing bus on request and retrying bus cycle | |
| JPS60112164A (ja) | ダイナミツクに変更可能な割込み優先回路 | |
| JP3055917B2 (ja) | データ転送制御装置 | |
| KR100708096B1 (ko) | 버스 시스템 및 그 실행 순서 조정방법 | |
| US4729090A (en) | DMA system employing plural bus request and grant signals for improving bus data transfer speed | |
| JPS62251865A (ja) | 情報処理装置 | |
| JP2006085428A (ja) | 並列処理システム、インタコネクションネットワーク、ノード及びネットワーク制御プログラム | |
| CN117851303B (zh) | 一种多线程dma的高速数据传输方法及系统 | |
| JPS6310464B2 (OSRAM) | ||
| JP2000010910A (ja) | データ転送制御装置およびデータ転送制御方法ならびに記録媒体 | |
| JPH0348544B2 (OSRAM) | ||
| JP2522412B2 (ja) | プログラマブルコントロ―ラと入出力装置の間の通信方法 | |
| JPH08249269A (ja) | Dma転送制御方法及びdma転送制御装置 | |
| JPS60159958A (ja) | デ−タ転送制御回路 | |
| JPS6336543B2 (OSRAM) | ||
| JPS6022383B2 (ja) | 入出力制御装置 | |
| JPS5939766B2 (ja) | マルチプレクサチャネル装置 | |
| JPH0424733B2 (OSRAM) | ||
| JPH0236971B2 (OSRAM) | ||
| JPS59103150A (ja) | マイクロプログラム制御方式 | |
| JPH0479022B2 (OSRAM) | ||
| JPS6215903B2 (OSRAM) | ||
| JPH04165554A (ja) | 入出力処理装置 | |
| JPH03122744A (ja) | コンピュータシステム | |
| JPS6068462A (ja) | マルチプロセッサ・システム |