JPS6310451B2 - - Google Patents

Info

Publication number
JPS6310451B2
JPS6310451B2 JP57201557A JP20155782A JPS6310451B2 JP S6310451 B2 JPS6310451 B2 JP S6310451B2 JP 57201557 A JP57201557 A JP 57201557A JP 20155782 A JP20155782 A JP 20155782A JP S6310451 B2 JPS6310451 B2 JP S6310451B2
Authority
JP
Japan
Prior art keywords
instruction
branch
address
information
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57201557A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5991552A (ja
Inventor
Toshiteru Shibuya
Shuichi Hanatani
Masanobu Akagi
Koemon Nigo
Ritsuo Sugaya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57201557A priority Critical patent/JPS5991552A/ja
Priority to EP83111451A priority patent/EP0109655B1/en
Priority to DE8383111451T priority patent/DE3382350D1/de
Publication of JPS5991552A publication Critical patent/JPS5991552A/ja
Publication of JPS6310451B2 publication Critical patent/JPS6310451B2/ja
Priority to US07/286,021 priority patent/US4984154A/en
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP57201557A 1982-11-17 1982-11-17 セツトアソシアテイブ型分岐ヒストリテ−ブルを有する命令先取り装置 Granted JPS5991552A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57201557A JPS5991552A (ja) 1982-11-17 1982-11-17 セツトアソシアテイブ型分岐ヒストリテ−ブルを有する命令先取り装置
EP83111451A EP0109655B1 (en) 1982-11-17 1983-11-15 Instruction prefetching device with prediction of a branch destination address
DE8383111451T DE3382350D1 (de) 1982-11-17 1983-11-15 Anordnung zum vorabholen von befehlen mit vorhersage einer verzweigungszieladresse.
US07/286,021 US4984154A (en) 1982-11-17 1988-12-19 Instruction prefetching device with prediction of a branch destination address

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57201557A JPS5991552A (ja) 1982-11-17 1982-11-17 セツトアソシアテイブ型分岐ヒストリテ−ブルを有する命令先取り装置

Publications (2)

Publication Number Publication Date
JPS5991552A JPS5991552A (ja) 1984-05-26
JPS6310451B2 true JPS6310451B2 (enrdf_load_stackoverflow) 1988-03-07

Family

ID=16443018

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57201557A Granted JPS5991552A (ja) 1982-11-17 1982-11-17 セツトアソシアテイブ型分岐ヒストリテ−ブルを有する命令先取り装置

Country Status (1)

Country Link
JP (1) JPS5991552A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2534674B2 (ja) * 1986-07-17 1996-09-18 日本電気株式会社 情報処理装置
JPH03139726A (ja) * 1989-10-26 1991-06-13 Hitachi Ltd 命令読出し制御方式

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS561967B2 (enrdf_load_stackoverflow) * 1973-06-29 1981-01-17
JPS5599655A (en) * 1979-01-26 1980-07-29 Tetsunori Nishimoto Branch control unit
JPS6049340B2 (ja) * 1980-09-29 1985-11-01 日本電気株式会社 分岐命令先取り方式

Also Published As

Publication number Publication date
JPS5991552A (ja) 1984-05-26

Similar Documents

Publication Publication Date Title
US4701844A (en) Dual cache for independent prefetch and execution units
US4476525A (en) Pipeline-controlled data processing system capable of performing a plurality of instructions simultaneously
US4881170A (en) Instruction prefetch control apparatus
US4725947A (en) Data processor with a branch target instruction storage
US4811215A (en) Instruction execution accelerator for a pipelined digital machine with virtual memory
US4764861A (en) Instruction fpefetching device with prediction of a branch destination for each branch count instruction
EP0021399B1 (en) A method and a machine for multiple instruction execution
US5961637A (en) Split branch system utilizing separate set branch, condition and branch instructions and including dual instruction fetchers
EP0180725B1 (en) Instruction prefetch operation for branch instructions
US5297281A (en) Multiple sequence processor system
JPH0283735A (ja) 命令先取り装置
JPH02208728A (ja) 仮想命令キャッシュ再補充アルゴリズム
KR930003124B1 (ko) 파이프라인방식의 분기명령제어장치
US5740391A (en) Preventing premature early exception signaling with special instruction encoding
KR100431975B1 (ko) 분기에의한중단이없는파이프라인방식의마이크로프로세서를위한다중명령디스패치시스템
JPS5991551A (ja) 分岐先アドレス予測を行なう命令先取り装置
EP0156307A2 (en) Pipelined processor having dual cache memories
JPS6310451B2 (enrdf_load_stackoverflow)
JPH046983B2 (enrdf_load_stackoverflow)
EP0415351A2 (en) Data processor for processing instruction after conditional branch instruction at high speed
JPH0695306B2 (ja) 命令先取り装置
JPS5991554A (ja) 分岐方向予測を行なう命令先取り装置
KR950000088B1 (ko) 데이터처리시스템
JPS6051947A (ja) 仮想記憶計算機における命令先取方式
JPH07200406A (ja) キャッシュシステム