JPS6290949A - Method for forming pattern - Google Patents

Method for forming pattern

Info

Publication number
JPS6290949A
JPS6290949A JP60231563A JP23156385A JPS6290949A JP S6290949 A JPS6290949 A JP S6290949A JP 60231563 A JP60231563 A JP 60231563A JP 23156385 A JP23156385 A JP 23156385A JP S6290949 A JPS6290949 A JP S6290949A
Authority
JP
Japan
Prior art keywords
pattern
substrate
silver
semiconductor substrate
excimer laser
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60231563A
Other languages
Japanese (ja)
Inventor
Masataka Endo
政孝 遠藤
Masaru Sasako
勝 笹子
Teruko Ikebuchi
池渕 照子
Kazufumi Ogawa
一文 小川
Noboru Nomura
登 野村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP60231563A priority Critical patent/JPS6290949A/en
Publication of JPS6290949A publication Critical patent/JPS6290949A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

PURPOSE:To prevent the resolution from decreasing due to the step of a primary substrate in a photolithography and the accuracy of a pattern from decreasing by disposing a semiconductor substrate in aqueous silver nitrate solution containing reducing agent, and emitting an excimer laser to precipitate silver on the substrate. CONSTITUTION:A semiconductor substrate 1 having a stepwise pattern 2a is put in a water tank 3 in which 1l of aqueous silver nitrate solution (10wt%) and 100cc of pyrogallol are put, and secured at the prescribed position. An excimer laser light 4 is emitted perpendicularly to the substrate 1 from above the tank 3, and a desired wiring is drawn. A silver wiring pattern 5 is momentarily formed on the substrate. The silver wirings are not affected by the primary step, but formed as desired in size.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は半導体集積回路の製造等に用いるパターン形成
方法に関し、特にリングラフィの配線パターン形成の方
法に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a pattern forming method used in the manufacture of semiconductor integrated circuits, and more particularly to a method of forming a wiring pattern using phosphorography.

従来の技術 集積回路の高集積化、高密度化は、従来のリングラフィ
技術の進歩に伴って向上してきた。即ち、今までに、縮
小投影露光法、電子ビーム露光法。
BACKGROUND OF THE INVENTION High integration and high density of integrated circuits have been improved with advances in conventional phosphorography technology. That is, so far, reduction projection exposure method and electron beam exposure method have been used.

X線プロキシミティ露光法などの開発によって1.0μ
m以下のレジストパターンを形成することができるよう
になった。
1.0μ due to the development of X-ray proximity exposure method etc.
It is now possible to form a resist pattern with a diameter of m or less.

しかし、実際の集積回路上においては必然的に凹凸が発
生し、放射線感応性樹脂(以後、レジストと略)を塗布
した後では、凹凸部におけるレジストの膜厚差が発生し
、良好な線幅制御が不可能となる。(たとえば、アイイ
ーイーイー トランザクションズ オン エレクトロン
 デバイシズ(IEEE TRANSACTIONS 
ON ELECTRONDEVICES)、VOL 、
22.P、467−470)このことを第2図を用いて
説明する。第2図は従来法により単層レジスト膜を段差
部へ塗布し、その段差部に対して交叉してパターニング
を行なった状態を示したものである。第2図(8)は半
導体基板等の基板1上にS 102膜2等の段差物パタ
ーン2aが形成されておりその上にレジスト6が塗布さ
れた状態の断面図である。この場合、膜厚をtRlの厚
さく平坦部)に塗布した時、段差物パターン2a上のレ
ジスト3の膜厚は、レジスト自身の粘性と塗布時の回転
数により膜厚tR2に決定される。この時tR1=tR
2にすること、つまり凹凸部でのレジスト膜の膜厚差を
皆無にすることは物理的に不可能である。このようにt
R14tR2の膜厚においてレジストパターンを形成し
た場合の平面図を第2図(B)に示す。
However, unevenness inevitably occurs on an actual integrated circuit, and after coating a radiation-sensitive resin (hereinafter referred to as resist), differences in resist film thickness occur at the uneven parts, making it difficult to maintain a good line width. Control becomes impossible. (For example, IEEE TRANSACTIONS on Electron Devices)
ON ELECTRON DEVICE), VOL,
22. P, 467-470) This will be explained using FIG. FIG. 2 shows a state in which a single-layer resist film is applied to a stepped portion by a conventional method and patterned to cross over the stepped portion. FIG. 2(8) is a sectional view of a state in which a step pattern 2a such as an S102 film 2 is formed on a substrate 1 such as a semiconductor substrate, and a resist 6 is applied thereon. In this case, when the resist 3 is coated to a thickness tRl (flat portion), the thickness of the resist 3 on the step pattern 2a is determined to be tR2 depending on the viscosity of the resist itself and the number of revolutions during coating. At this time tR1=tR
2, that is, it is physically impossible to completely eliminate the difference in the thickness of the resist film at the uneven portions. Like this t
A plan view of a resist pattern formed with a film thickness of R14tR2 is shown in FIG. 2(B).

発明が解決しようとする問題点 このような従来の方法においては、段差物ノくターン2
aに対して直角に交叉して形成されたレジストパターン
6の膜厚tR1の位置でノくターン幅が21  と決定
されると、膜厚”R2の位置ではtHl>tR2という
関係があるため、パターン幅は22でかつ21〉2゜と
なり段差部における寸法変換差が発生してしまう。つま
り、非常に微細パターンになると良好な線幅制御が得ら
れず、更に段差物2aのエツジ部2bで実質上、平坦部
の膜厚tR1より厚くなるため解像度が低下する。一般
に解像度はレジストの膜厚が薄くなればなるほど向上す
る。
Problems to be Solved by the Invention In such conventional methods, the step
If the turn width is determined to be 21 at the position of the film thickness tR1 of the resist pattern 6 formed perpendicularly to a, then at the position of the film thickness "R2" there is a relationship of tHl>tR2. The pattern width is 22 and 21>2°, which causes a difference in dimension conversion at the stepped portion.In other words, when the pattern is extremely fine, good line width control cannot be obtained, and furthermore, the edge portion 2b of the stepped object 2a Substantially, the resist film becomes thicker than the film thickness tR1 of the flat portion, and thus the resolution decreases.Generally, the resolution improves as the resist film thickness becomes thinner.

これは放射線自身の波長によって微細間隙になると干渉
、回折現像のため入射するエネルギーが減衰してしまう
ためである。つまり段差物上のレジスト膜厚差を少なく
するために、ただ単にレジストを厚く塗布し見掛は上の
レジスト膜厚差を軽減しようとしても解像度が低下する
ためにノくターン形成上好ましくない。
This is because the incident energy is attenuated due to interference and diffraction development when fine gaps are formed due to the wavelength of the radiation itself. In other words, in order to reduce the difference in the resist film thickness on the stepped object, simply applying a thick layer of resist to reduce the apparent difference in the resist film thickness on the stepped object lowers the resolution, which is not preferable in terms of forming a turn.

本発明は、特にフォトIJソグラフィにおける下地基板
の段差より生じる解像度の低下とパターン精度の低下を
防ぐ目的とする。
The present invention particularly aims to prevent a decrease in resolution and a decrease in pattern accuracy caused by a step difference in a base substrate in photo IJ lithography.

問題点を解決するための手段 本発明は、還元剤を含んだ硝酸銀水溶液中に半導体基板
を配置し、エキシマレーザ−を照射することにより上記
半導体基板上に銀を析出させるようにしたパターン形成
方法である。ここで、前記還元剤としては、たとえば、
チオ硫酸、レゾルシン、亜硝酸などもあげられる。
Means for Solving the Problems The present invention provides a pattern forming method in which a semiconductor substrate is placed in a silver nitrate aqueous solution containing a reducing agent, and silver is deposited on the semiconductor substrate by irradiating it with an excimer laser. It is. Here, as the reducing agent, for example,
Thiosulfuric acid, resorcinol, nitrous acid, etc. may also be mentioned.

作  用 本発明は、上記した方法により、下地基板の段差に関係
なく微細パターンが形成できるものである0 実施例 本発明のパターン形成方法は、従来のレジスト配線パタ
ーンを施してから下地A2をエツチノグしてA2配線を
形成するという方法とは全く異なるものである。即ち、
硝酸銀と還元剤を混合した溶液中に高エネルギーのエキ
シマレーザ−を照射することにより、照射した部分のみ
が銀が析出し直接基板上に銀配線が形成できる。反応機
構としては、次式のようである。
Function The present invention is capable of forming a fine pattern regardless of the level difference of the base substrate by the method described above.Example: The pattern forming method of the present invention involves applying a conventional resist wiring pattern and then etching the base A2. This is completely different from the method of forming the A2 wiring. That is,
By irradiating a solution containing silver nitrate and a reducing agent with a high-energy excimer laser, silver will precipitate only in the irradiated areas, allowing silver wiring to be formed directly on the substrate. The reaction mechanism is as shown in the following formula.

■ AqN03μ乙Aq(NH3)2とと上ゴーAcr(ル
)+ 2NH3 ここで、エキシマレーザ−としては、XeF(350n
m)、XeC1(308nm)、XeBr(282nm
)。
■ AqN03μ Aq(NH3)2 and top Go Acr + 2NH3 Here, as the excimer laser, XeF (350n
m), XeC1 (308 nm), XeBr (282 nm)
).

Kr F (249nm ) 、 Kr Cλ(222
nm)、ArF(193nm)、ArC4(175nm
)、F2(157nm)などのガスの組合わせにより発
振線(それぞれのガスのカッコ内に示した発振線)が得
られるものである。こ■ レラのエキシマレーザ−の発振はAq (NH3) 2
 ノAg−N結合を切断する際に十分なエネルギーであ
るために、Aqの固体が析出することになる0エキシマ
レーザ−のビーム径は、サブミクロンで自由に可変でき
るために、任意のサブミクロンA+2 パターンが基板
上に形成できることになる0もちろん、直接の基板への
パターン形成なので、下地段差や反射の影響は全くみら
れない。以下、詳細な実施例を第1図とともに説明する
KrF (249nm), KrCλ (222nm)
nm), ArF (193 nm), ArC4 (175 nm)
), F2 (157 nm), etc. can produce oscillation lines (the oscillation lines shown in parentheses for each gas). ■ The oscillation of Lera's excimer laser is Aq (NH3) 2
Since the beam diameter of the excimer laser, which has enough energy to break the Ag-N bond and precipitate the Aq solid, can be freely varied in the submicron range, it can be adjusted to any submicron range. A+2 A pattern can be formed on the substrate 0 Of course, since the pattern is formed directly on the substrate, there is no effect of the difference in base level or reflection at all. Hereinafter, detailed examples will be described with reference to FIG. 1.

水槽3に硝酸銀水溶液(10%重量パーセント)12と
ピロガロール1ooCCを入れた。この水槽3中に半導
体基板1を入れ所定位置に固定した。
A water tank 3 was charged with 12 cc of silver nitrate aqueous solution (10% by weight) and 1 oo CC of pyrogallol. The semiconductor substrate 1 was placed in this water tank 3 and fixed at a predetermined position.

(第1図(A))なお半導体基板1は段差パターン2a
を有している。この水槽3の上部より基板1と垂直にエ
キシマレーザ−光4(KrF;249nm)を照射し、
所望の配線を描いた(第1図(B))。瞬時に銀のパタ
ーンが基板上に形成された(第1図(Q)0なお、この
銀の配線は、全く下地段差の影響なく、所望寸法通りに
形成できた。このことを第1図p)に示している。すな
わち第1図ρは、段差物パターン2a上に直角に銀の配
線パターン6を形成した場合の平面図である。段差物パ
ターンの凹部上での銀のパターン幅λ′1と、凸部上で
のパターン幅L′ は、λ′1=2′2であり、段差上
においてもパターンの寸法変動がないことがわかる。
(FIG. 1(A)) Note that the semiconductor substrate 1 has a step pattern 2a.
have. Excimer laser light 4 (KrF; 249 nm) is irradiated from the top of this water tank 3 perpendicularly to the substrate 1.
The desired wiring was drawn (Fig. 1(B)). A silver pattern was instantly formed on the substrate (Fig. 1 (Q) 0. Note that this silver wiring could be formed to the desired dimensions without any influence from the underlying step. This can be seen in Fig. 1 (P). ). That is, FIG. 1 ρ is a plan view when the silver wiring pattern 6 is formed at right angles on the step pattern 2a. The silver pattern width λ'1 on the concave part of the step pattern and the pattern width L' on the convex part are λ'1 = 2'2, and it is confirmed that there is no dimension variation of the pattern even on the step pattern. Recognize.

なお、本実施例で形成した銀配線パターン幅は、最小0
.2μmであった。
Note that the width of the silver wiring pattern formed in this example was at least 0.
.. It was 2 μm.

発明の効果 以上のように、本発明によれば、下地段差の影響なく配
線パターンを精度良く形成することができ、全体として
の半導体素子の歩留まり向上につながり、工業的価値が
高い。
Effects of the Invention As described above, according to the present invention, a wiring pattern can be formed with high precision without being affected by a step difference in the base, leading to an improvement in the yield of semiconductor devices as a whole, and having high industrial value.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例におけるパターン形成方法を
示す工程図、第2図は従来のパターン形成方法を示す工
程図である。 1・・・・・・半導体基板、3・・・・・・水槽、4・
・・・・・エキシマレーザ光、5・・・・・・銀配線パ
ターン。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第2
FIG. 1 is a process diagram showing a pattern forming method according to an embodiment of the present invention, and FIG. 2 is a process diagram showing a conventional pattern forming method. 1... Semiconductor substrate, 3... Water tank, 4.
...Excimer laser light, 5... Silver wiring pattern. Name of agent: Patent attorney Toshio Nakao and 1 other person 2nd
figure

Claims (2)

【特許請求の範囲】[Claims] (1)還元剤を含んだ硝酸銀水溶液中に半導体基板を配
置し、エキシマレーザーを照射することにより前記半導
体基板上に銀を析出させるようにしたパターン形成方法
(1) A pattern forming method in which a semiconductor substrate is placed in a silver nitrate aqueous solution containing a reducing agent, and silver is deposited on the semiconductor substrate by irradiating the semiconductor substrate with an excimer laser.
(2)還元剤がピロガロール、チオ硫酸、レゾルシン、
亜硝酸である特許請求の範囲第1項記載のパターン形成
方法。
(2) The reducing agent is pyrogallol, thiosulfate, resorcinol,
The pattern forming method according to claim 1, wherein nitrous acid is used.
JP60231563A 1985-10-17 1985-10-17 Method for forming pattern Pending JPS6290949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60231563A JPS6290949A (en) 1985-10-17 1985-10-17 Method for forming pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60231563A JPS6290949A (en) 1985-10-17 1985-10-17 Method for forming pattern

Publications (1)

Publication Number Publication Date
JPS6290949A true JPS6290949A (en) 1987-04-25

Family

ID=16925467

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60231563A Pending JPS6290949A (en) 1985-10-17 1985-10-17 Method for forming pattern

Country Status (1)

Country Link
JP (1) JPS6290949A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8001760B2 (en) 2008-10-09 2011-08-23 Mitsubishi Heavy Industries, Ltd. Intake air heating system of combined cycle plant
CN111112643A (en) * 2020-02-28 2020-05-08 山东大学 Nano silver wire preparation method for nanosecond laser-assisted thermal decomposition of silver nitrate, nano silver wire and application

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8001760B2 (en) 2008-10-09 2011-08-23 Mitsubishi Heavy Industries, Ltd. Intake air heating system of combined cycle plant
CN111112643A (en) * 2020-02-28 2020-05-08 山东大学 Nano silver wire preparation method for nanosecond laser-assisted thermal decomposition of silver nitrate, nano silver wire and application

Similar Documents

Publication Publication Date Title
US5716758A (en) Process for forming fine pattern for semiconductor device utilizing multiple interlaced exposure masks
US9235119B2 (en) Exposure photolithography methods
US20060160028A1 (en) Method of forming fine patterns of a semiconductor device
US20040013975A1 (en) Chemically amplified resist material and patterning method using same
JP2000199968A (en) Multilayered resist structure and manufacture of three- dimensional fine structure using the same
JP2532589B2 (en) Fine pattern formation method
JPS6313035A (en) Pattern forming method
US20010029107A1 (en) Resist pattern forming method and semiconductor device manufacturing method
KR100907898B1 (en) Semiconductor device manufacturing method
JPS6290949A (en) Method for forming pattern
US8546069B2 (en) Method for enhancing lithographic imaging of isolated and semi-isolated features
TW449799B (en) Method of manufacturing a semiconductor device having a fine pattern, and semiconductor device manufactured thereby
JPS58157135A (en) Forming method for pattern
JP2560773B2 (en) Pattern formation method
JP4727837B2 (en) Method for forming resist pattern
KR920003808B1 (en) Method for forming pattern
JP2589346B2 (en) Pattern formation method
JP3021549B2 (en) Method of forming resist pattern
JPH03283418A (en) Resist pattern forming method
JPH05257288A (en) Formation of pattern
JP2714967B2 (en) Method of forming resist pattern
JP3517563B2 (en) Semiconductor exposure apparatus and semiconductor device manufacturing process using the same
US20080305412A1 (en) Near-field exposure mask and near-field exposure method
JPS5848919A (en) Preparation of semiconductor device
JPH0766109A (en) Formation of resist pattern