JPS628205A - Prorgammable controller - Google Patents

Prorgammable controller

Info

Publication number
JPS628205A
JPS628205A JP14623585A JP14623585A JPS628205A JP S628205 A JPS628205 A JP S628205A JP 14623585 A JP14623585 A JP 14623585A JP 14623585 A JP14623585 A JP 14623585A JP S628205 A JPS628205 A JP S628205A
Authority
JP
Japan
Prior art keywords
program
relay
contact
arithmetic
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14623585A
Other languages
Japanese (ja)
Inventor
Masaru Wakamatsu
勝 若松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Electric Manufacturing Ltd
Original Assignee
Toyo Electric Manufacturing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Electric Manufacturing Ltd filed Critical Toyo Electric Manufacturing Ltd
Priority to JP14623585A priority Critical patent/JPS628205A/en
Publication of JPS628205A publication Critical patent/JPS628205A/en
Pending legal-status Critical Current

Links

Landscapes

  • Programmable Controllers (AREA)

Abstract

PURPOSE:To describe conditional statements for conditional control graphically and to make the description of a program clear by generating the program in relay sequence symbols artificially. CONSTITUTION:Contents read out of a program memory 2 are decoded by being passed through a decoder 403 from the condition code part of an instruction register 401. Then, modified condition is supplied to AND gates 404-407 to select a necessary bit of an arithmetic relay buffer register 402. The on-off state of a relay specified by an OR gate 408 is taken out as one-bit information. A contact code (A/B), on the other hand, indicates whether the current relay position corresponds to a contact A or B. An execution destination discrimination circuit 412 discriminates whether a program described successively to the contact or a program described in a next line is to be executed according to the output of an OR gate 411.

Description

【発明の詳細な説明】[Detailed description of the invention]

〔産業上の利用分野〕 本発明は算術計算処理能力を備えたプログラマブルコン
トローラ、特にリレーシーケンスシンボルでプログラム
を記述するプログラマブルコントローラ化量するもので
ある。 〔従来の技術〕 プログラマブルコントローラはりレージ−ケンスから算
術演算をも制御するストアードプログラム方式の制御装
置である。かかるプログラマブルコントローラにおいて
条件制御とする機能は不可欠であり、一般にアセンブラ
、ベーシック言語またはコンパイラ記述をとり出してプ
ログラムしてきた。 〔発明が解決しようとする問題点〕 しかしながら、かような記述においては命令語の図形化
というプログラマブルコントローラの使命にはいたらず
、プログラムを難解なものとしていた。 〔問題点を解決するための手段〕 本発明は上述したような点に鑑みなされたものであり、
算術演算結果(プラス、ゼロ、マイナス。 キャリー等)を、それぞれの結果に対応する複数ビット
をオンオフしてなる演算リレーに格納する手段を有し、
接点に演算リレ一番号と条件修飾をなし、該当リレーの
該当条件ビットがオンであればその人接点は閉としB接
点は開として判断し、またオフであればA接点は開とし
てB接点は閉とし、接点が閉である限り続けて記述され
たプログラムを実行して、開となったとき続けて記述さ
れ1′! たプログラム塚実行せず次行に記述されたプログラムを
実行する如き、解決手段を備えるようにしてなるもので
ある。 〔作 用〕 本発明はかような解決手段、すなわちリレーシーケンス
シンボルへの擬似化を図ること化より。 条件文の記述を図形として効用させ格別な作用を奏する
ものである。以下1本発明を図面に基づいて詳細説明す
る。 〔実施例〕 第3図は本発明が適用された一実施例の理解を容易にす
るため示したハードウェアプロ、り図で、1はプログラ
ム開発装置、2はプログラムメモリ、3はデータメモリ
である。ここで、鎖線で囲こんだOTLは命令を解読・
実行する制御装置を示している。すなわち、プログラム
開発装f1はキーボード、表示装置を具備してプログラ
ムを作成するためのものであり、ここでは本発明による
コンピュータにおけるコンパイラの条件文をリレーシン
ボルで擬似化した命令体系をもって、プログラムを作成
するものとなる。そして、かようなプログラム開発装置
1で得られたオブジェクトコードがプログラムメモリ2
にロードされる。また、データメモリ3においては、算
術演算結果を記憶する1個のリレーが4ビツトで構成さ
れる演算リレー、オンオフ状態を記憶する1ビ、トのシ
ーケンスリレー、算術演算値等が記憶される。さらにま
た、処理部4はプログラムメモリ2から命令を読み出し
、その内容によって演算処理を行うものである。 第1図は本発明による一実施例のコーディング例を示す
もので、(、〕は演算処理等の始端、終端を宣言する記
述子、5,5′はA接点、6はB接点である。 第1図ζこおいて、「行1」にて記述子
[Industrial Field of Application] The present invention relates to a programmable controller having arithmetic processing capability, and particularly to a programmable controller in which a program is written using relay sequence symbols. [Prior Art] A programmable controller is a stored program type control device that also controls arithmetic operations from a programmable controller. Conditional control functions are essential in such programmable controllers, and are generally programmed using assembler, basic language, or compiler descriptions. [Problems to be Solved by the Invention] However, such a description does not fulfill the mission of a programmable controller to graphically represent command words, making the program difficult to understand. [Means for solving the problems] The present invention has been made in view of the above points,
It has means for storing arithmetic operation results (plus, zero, minus, carry, etc.) in an arithmetic relay that turns on and off multiple bits corresponding to each result,
The contact is modified with the calculation relay number and condition, and if the corresponding condition bit of the relevant relay is on, the person's contact is closed and the B contact is judged to be open, and if it is off, the A contact is open and the B contact is judged as open. As long as the contact is closed, the written program is executed continuously, and when it becomes open, the written program is executed continuously as long as the contact is closed. The system is equipped with a means for solving the problem, such as executing the program written on the next line without executing the previous program. [Function] The present invention aims to solve such a problem, that is, to simulate it into a relay sequence symbol. This allows the description of conditional statements to be used as figures and has a special effect. Hereinafter, the present invention will be explained in detail based on the drawings. [Embodiment] Fig. 3 is a hardware diagram shown to facilitate understanding of an embodiment to which the present invention is applied, in which 1 is a program development device, 2 is a program memory, and 3 is a data memory. . Here, the OTL enclosed by the chain line decodes the command and
It shows the control device to be executed. That is, the program development device f1 is equipped with a keyboard and a display device and is used to create a program.Here, the program development device f1 is equipped with a keyboard and a display device, and is used to create a program using a command system in which conditional statements of a compiler in a computer according to the present invention are simulated with relay symbols. Become something to do. Then, the object code obtained by such program development device 1 is stored in program memory 2.
loaded into. Further, in the data memory 3, arithmetic relays each consisting of 4 bits for storing arithmetic operation results, 1-bit sequence relays for storing on/off states, arithmetic operation values, etc. are stored. Furthermore, the processing unit 4 reads instructions from the program memory 2 and performs arithmetic processing based on the contents. FIG. 1 shows a coding example of an embodiment according to the present invention, where (, ] are descriptors that declare the start and end of arithmetic processing, etc., 5 and 5' are A contacts, and 6 is a B contact. In Figure 1 ζ, in "row 1" there is a descriptor

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明によれば、コ%バイラにおけ
る条件文を図形化することにより、プログラムの記述が
明解なものとした格別なブローグラマプルコントローラ
を提供できる。
As explained above, according to the present invention, it is possible to provide an exceptional programmatic pull controller in which the program description is clear by graphically representing the conditional statements in the co% byrer.

【図面の簡単な説明】[Brief explanation of drawings]

第1図および第2図は本発明による一実施例のコーディ
ング例を示す図および処理部の要部構成を示す回路図、
第3図は本発明が適用された一実施例の理解を容易にす
るため示したハードウェアプロ、り図である。 1・・・・・・フロクラム開発装置、2・・・・・・プ
ログラムメモリ、3・・・・・・データメモリ、4・・
・・・・処理部。 401・・・・・・インストラクションレジスタ、4o
2・・・・・・演算リレーバッファーレジスタ、 5.
5’川・・・II!、6・・・・・・B接点。
1 and 2 are diagrams showing a coding example of an embodiment according to the present invention, and a circuit diagram showing the main part configuration of a processing section,
FIG. 3 is a hardware diagram shown to facilitate understanding of an embodiment to which the present invention is applied. 1...Flocrum development device, 2...Program memory, 3...Data memory, 4...
...processing section. 401...Instruction register, 4o
2... Arithmetic relay buffer register, 5.
5' River...II! , 6...B contact.

Claims (1)

【特許請求の範囲】 1 算術計算を処理する能力を備えたプログラマブルコ
ントローラにおいて、条件文をリレーシーケンスシンボ
ルに擬似化した命令体系を有するようにしたことを特徴
とするプログラマブルコントローラ。 2 前記命令体系を、前記算術演算結果を意味づけた複
数のビットをオンオフしてなる演算リレーを設けるとと
もに、複数ビットの意味を条件として修飾した接点の開
閉によって以降に記述されたプログラムの実行状態を制
御するようにした特許請求の範囲第1項のプログラマブ
ルコントローラ。
[Scope of Claims] 1. A programmable controller equipped with the ability to process arithmetic calculations, characterized in that it has a command system in which conditional statements are simulated as relay sequence symbols. 2. The instruction system is provided with an arithmetic relay that turns on and off a plurality of bits that give meaning to the arithmetic operation result, and the execution state of the program written thereafter is changed by opening and closing of contacts modified based on the meaning of the plurality of bits. The programmable controller according to claim 1, wherein the programmable controller is configured to control.
JP14623585A 1985-07-03 1985-07-03 Prorgammable controller Pending JPS628205A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14623585A JPS628205A (en) 1985-07-03 1985-07-03 Prorgammable controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14623585A JPS628205A (en) 1985-07-03 1985-07-03 Prorgammable controller

Publications (1)

Publication Number Publication Date
JPS628205A true JPS628205A (en) 1987-01-16

Family

ID=15403158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14623585A Pending JPS628205A (en) 1985-07-03 1985-07-03 Prorgammable controller

Country Status (1)

Country Link
JP (1) JPS628205A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991003008A1 (en) * 1989-08-25 1991-03-07 Fanuc Ltd System for controlling program of pc

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434730A (en) * 1977-08-24 1979-03-14 Mitsubishi Electric Corp Arithmetic unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434730A (en) * 1977-08-24 1979-03-14 Mitsubishi Electric Corp Arithmetic unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991003008A1 (en) * 1989-08-25 1991-03-07 Fanuc Ltd System for controlling program of pc

Similar Documents

Publication Publication Date Title
KR870010438A (en) Information processing equipment
JPS6351287B2 (en)
EP0174230B1 (en) Programmable controller ("pc") with improved boolean processor
US5963446A (en) Extended relay ladder logic for programmable logic controllers
JPS628205A (en) Prorgammable controller
JPH0776917B2 (en) Micro computer
US4688193A (en) Bit processing utilizing a row and column ladder sequence
JPH0321923B2 (en)
JP2506070B2 (en) Sequence controller
JP3651099B2 (en) Programmable controller
JPS6336405A (en) Programmable controller
JPS63280333A (en) Microprogram controller
JPS6019018B2 (en) data processing system
JP2793809B2 (en) Applied instruction processing method of programmable controller
JP2813277B2 (en) Sequence control program creation method
JP2938831B2 (en) Delayed branch control method and circuit
JPS60195608A (en) Method for controlling input of sequencer
JPS573151A (en) Test system for 1-chip microcomputer
JPS62154005A (en) Programmable controller
JPH0552961B2 (en)
JPS63311401A (en) Pmc control system
JPS63303432A (en) System for controlling writing in branching history table
JPH0636161B2 (en) Information processing equipment
JPS59191612A (en) Input and output designating system of sequence controller
JPS56140444A (en) Microprogram control system