JPS6262370B2 - - Google Patents

Info

Publication number
JPS6262370B2
JPS6262370B2 JP55108103A JP10810380A JPS6262370B2 JP S6262370 B2 JPS6262370 B2 JP S6262370B2 JP 55108103 A JP55108103 A JP 55108103A JP 10810380 A JP10810380 A JP 10810380A JP S6262370 B2 JPS6262370 B2 JP S6262370B2
Authority
JP
Japan
Prior art keywords
signal
circuit
timing
timing signal
check
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55108103A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5734228A (en
Inventor
Masaru Katagiri
Toshihiko Sato
Masamitsu Kobayashi
Shigeo Kaneda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP10810380A priority Critical patent/JPS5734228A/ja
Publication of JPS5734228A publication Critical patent/JPS5734228A/ja
Publication of JPS6262370B2 publication Critical patent/JPS6262370B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP10810380A 1980-08-06 1980-08-06 Timing circuit Granted JPS5734228A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10810380A JPS5734228A (en) 1980-08-06 1980-08-06 Timing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10810380A JPS5734228A (en) 1980-08-06 1980-08-06 Timing circuit

Publications (2)

Publication Number Publication Date
JPS5734228A JPS5734228A (en) 1982-02-24
JPS6262370B2 true JPS6262370B2 (enrdf_load_stackoverflow) 1987-12-25

Family

ID=14475942

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10810380A Granted JPS5734228A (en) 1980-08-06 1980-08-06 Timing circuit

Country Status (1)

Country Link
JP (1) JPS5734228A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS592295A (ja) * 1982-06-24 1984-01-07 Fujitsu Ltd メモリ制御装置診断方式

Also Published As

Publication number Publication date
JPS5734228A (en) 1982-02-24

Similar Documents

Publication Publication Date Title
JP4145146B2 (ja) オンチップ・バックグラウンド・デバッグシステムを有するデータ処理システム及びその方法
JP3838972B2 (ja) 周波数検出回路及びデータ処理装置
JP2701030B2 (ja) 高速記憶装置の書込制御回路
CN100580472C (zh) 用于执行测试的方法和集成电路
US6320818B1 (en) Semiconductor storage device, and method for generating timing of signal for activating internal circuit thereof
JP5011460B2 (ja) ライブ測定により測定が初期化される遅延ロックループ
US20090003097A1 (en) Output control signal generating circuit
JPH0679289B2 (ja) マイクロコントローラユニット
JPS6262370B2 (enrdf_load_stackoverflow)
JP2001014841A (ja) データ記憶装置
US7058911B2 (en) Measurement of timing skew between two digital signals
TWI872586B (zh) 延遲控制電路、半導體記憶裝置以及延遲控制方法
TWI869896B (zh) 延遲控制電路、半導體記憶裝置及其控制方法
JP3693930B2 (ja) Ｐｌｌ回路のシミュレーション方法およびシミュレーション・プログラム
JPH0143392B2 (enrdf_load_stackoverflow)
JPH06267297A (ja) ダイナミック型半導体メモリ
JP2970088B2 (ja) Ｌｓｉテスタ
JP2569531B2 (ja) メモリ制御回路
JPS625722Y2 (enrdf_load_stackoverflow)
JPS6319027B2 (enrdf_load_stackoverflow)
KR100495908B1 (ko) 개선된 출력제어신호를 생성할 수 있는 반도체 집적회로및 개선된 출력제어신호발생방법
SU1529221A1 (ru) Многоканальный сигнатурный анализатор
JPH0450657Y2 (enrdf_load_stackoverflow)
JPH10208478A (ja) アドレス遷移検出回路
JPS588080B2 (ja) エラ−チエツク方式