JPS6255750A - インタフエ−ス回路 - Google Patents
インタフエ−ス回路Info
- Publication number
- JPS6255750A JPS6255750A JP60195528A JP19552885A JPS6255750A JP S6255750 A JPS6255750 A JP S6255750A JP 60195528 A JP60195528 A JP 60195528A JP 19552885 A JP19552885 A JP 19552885A JP S6255750 A JPS6255750 A JP S6255750A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- output
- gate
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000002093 peripheral effect Effects 0.000 claims abstract description 43
- 238000004519 manufacturing process Methods 0.000 abstract description 5
- 230000000694 effects Effects 0.000 abstract description 4
- 230000005540 biological transmission Effects 0.000 abstract 1
- 239000000872 buffer Substances 0.000 description 16
- 238000010586 diagram Methods 0.000 description 10
- 230000001360 synchronised effect Effects 0.000 description 9
- 239000013256 coordination polymer Substances 0.000 description 6
- 230000008901 benefit Effects 0.000 description 3
- 230000004913 activation Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195528A JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60195528A JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6255750A true JPS6255750A (ja) | 1987-03-11 |
| JPH0523450B2 JPH0523450B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-04-02 |
Family
ID=16342587
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60195528A Granted JPS6255750A (ja) | 1985-09-04 | 1985-09-04 | インタフエ−ス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6255750A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1985
- 1985-09-04 JP JP60195528A patent/JPS6255750A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0523450B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5262996A (en) | FIFO module | |
| EP0251151B1 (en) | Programmable fifo buffer | |
| TWI331853B (en) | Elastic pipeline latch | |
| JPH04294390A (ja) | 走査回路 | |
| JPS61292747A (ja) | バツフアレジスタ | |
| JPH04232699A (ja) | 遅延試験能力を有する走査可能なレジスタ | |
| KR0162501B1 (ko) | Lcd 구동회로 | |
| US5045801A (en) | Metastable tolerant asynchronous interface | |
| KR950012058B1 (ko) | 레지스터 제어 회로 | |
| JPS6255750A (ja) | インタフエ−ス回路 | |
| KR20090061323A (ko) | 바운더리 스캔 테스트 회로 및 바운더리 스캔 테스트 방법 | |
| JPH0883164A (ja) | シフトレジスタのセル | |
| US4747106A (en) | Parity checker circuit | |
| JPH0521259B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0721103A (ja) | データ転送装置 | |
| JPH06124584A (ja) | 順次メモリとデータ単位を順次記憶する方法 | |
| JP3097404B2 (ja) | マイコンによる状態読出回路 | |
| KR900002058Y1 (ko) | 단말기용 비디오 패턴 제어 회로 | |
| KR870000723Y1 (ko) | 논리집적회로에서 발생되는 디스플레이용 병렬신호의 직렬전송 및 병렬신호로의 환원회로 | |
| KR890003109Y1 (ko) | 컴퓨터시스템의 패리티에러 검출회로 | |
| JPH027284A (ja) | 集積回路 | |
| JPH0691555B2 (ja) | シリアルデ−タの送受信装置 | |
| KR0147702B1 (ko) | 고속 실행을 위한 기록용 선입선출 버퍼 | |
| JP2000147066A (ja) | 半導体集積回路装置 | |
| JPH0448488A (ja) | 先入れ先出しメモリ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |