JPS6251761U - - Google Patents

Info

Publication number
JPS6251761U
JPS6251761U JP14302285U JP14302285U JPS6251761U JP S6251761 U JPS6251761 U JP S6251761U JP 14302285 U JP14302285 U JP 14302285U JP 14302285 U JP14302285 U JP 14302285U JP S6251761 U JPS6251761 U JP S6251761U
Authority
JP
Japan
Prior art keywords
capacitor
substrate bias
terminal
circuit
oscillation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14302285U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14302285U priority Critical patent/JPS6251761U/ja
Publication of JPS6251761U publication Critical patent/JPS6251761U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の実施例を示す回路図、第2図
は従来例を示す回路図である。 6……発振回路、7……コンデンサ、8,9,
10,11,12……MOSFET、5……基板
の容量。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, and FIG. 2 is a circuit diagram showing a conventional example. 6...Oscillation circuit, 7...Capacitor, 8, 9,
10, 11, 12...MOSFET, 5...Board capacity.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 発振回路と、該発振回路の発振出力が印加され
るコンデンサと、該コンデンサの他方の端子と接
地間に接続された第1の半導体素子と、前記コン
デンサの他方の端子と基板バイアス電圧の出力端
に接続された第2の半導体素子とを備えた基板バ
イアス発生回路に於いて、前記基板バイアス電圧
の出力端と電源の間に1個以上の半導体素子を接
続したことを特徴とする基板バイアス発生回路。
an oscillation circuit, a capacitor to which the oscillation output of the oscillation circuit is applied, a first semiconductor element connected between the other terminal of the capacitor and ground, the other terminal of the capacitor and an output terminal of a substrate bias voltage. and a second semiconductor element connected to the substrate bias generating circuit, characterized in that one or more semiconductor elements are connected between the output terminal of the substrate bias voltage and the power supply. circuit.
JP14302285U 1985-09-19 1985-09-19 Pending JPS6251761U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14302285U JPS6251761U (en) 1985-09-19 1985-09-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14302285U JPS6251761U (en) 1985-09-19 1985-09-19

Publications (1)

Publication Number Publication Date
JPS6251761U true JPS6251761U (en) 1987-03-31

Family

ID=31052312

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14302285U Pending JPS6251761U (en) 1985-09-19 1985-09-19

Country Status (1)

Country Link
JP (1) JPS6251761U (en)

Similar Documents

Publication Publication Date Title
JPS6251761U (en)
JPS62166516U (en)
JPS62134116U (en)
JPS6257470U (en)
JPH0213751U (en)
JPH0187416U (en)
JPH0322417U (en)
JPS6375874U (en)
JPS6423139U (en)
JPS61174224U (en)
JPH0354017U (en)
JPS6277924U (en)
JPS63146770U (en)
JPS59119623U (en) voltage mirror circuit
JPS6399917U (en)
JPS6278814U (en)
JPH01123362U (en)
JPH0328813U (en)
JPS6244682U (en)
JPS60172434U (en) Malfunction prevention circuit at startup
JPS6226934U (en)
JPH02123127U (en)
JPS62162714U (en)
JPS62198597U (en)
JPS6230359U (en)