JPS6248859B2 - - Google Patents

Info

Publication number
JPS6248859B2
JPS6248859B2 JP58005210A JP521083A JPS6248859B2 JP S6248859 B2 JPS6248859 B2 JP S6248859B2 JP 58005210 A JP58005210 A JP 58005210A JP 521083 A JP521083 A JP 521083A JP S6248859 B2 JPS6248859 B2 JP S6248859B2
Authority
JP
Japan
Prior art keywords
address
trace
fetch
instruction
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58005210A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59132046A (ja
Inventor
Juji Shida
Kazuhiko Gokon
Satoshi Osada
Minoru Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58005210A priority Critical patent/JPS59132046A/ja
Publication of JPS59132046A publication Critical patent/JPS59132046A/ja
Publication of JPS6248859B2 publication Critical patent/JPS6248859B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
  • Debugging And Monitoring (AREA)
JP58005210A 1983-01-18 1983-01-18 アドレストレ−ス方式 Granted JPS59132046A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58005210A JPS59132046A (ja) 1983-01-18 1983-01-18 アドレストレ−ス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58005210A JPS59132046A (ja) 1983-01-18 1983-01-18 アドレストレ−ス方式

Publications (2)

Publication Number Publication Date
JPS59132046A JPS59132046A (ja) 1984-07-30
JPS6248859B2 true JPS6248859B2 (enEXAMPLES) 1987-10-15

Family

ID=11604827

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58005210A Granted JPS59132046A (ja) 1983-01-18 1983-01-18 アドレストレ−ス方式

Country Status (1)

Country Link
JP (1) JPS59132046A (enEXAMPLES)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57209547A (en) * 1981-06-19 1982-12-22 Hitachi Ltd Collecting device for program executing carrier information

Also Published As

Publication number Publication date
JPS59132046A (ja) 1984-07-30

Similar Documents

Publication Publication Date Title
US4780819A (en) Emulator system utilizing a program counter and a latch coupled to an emulator memory for reducing fletch line of instructions stored in the emulator memory
US4095268A (en) System for stopping and restarting the operation of a data processor
JPS6248859B2 (enEXAMPLES)
JPS60124746A (ja) デ−タ処理装置
JPH03252731A (ja) マイクロプロセッサ
JP2707879B2 (ja) ヒストリー記録装置
JPS6286442A (ja) デ−タ処理装置
JPH0412855B2 (enEXAMPLES)
JPS6014335A (ja) 情報処理装置
JPS5917468B2 (ja) プログラムカウンタ軌跡記憶装置
JPS61123942A (ja) マイクロプロセツサ用デバツク装置
JPH01166144A (ja) ファームウェア・プログラムのデバッグ方式
JPS5968067A (ja) 走行ステツプ数指定処理方式
JPH04242455A (ja) プロセッサ間通信トレース回路
JPS60193046A (ja) 命令例外検出方式
JPS6270947A (ja) デバグ割込み制御方式
JPS58181159A (ja) 状態履歴記憶回路
JPH0795288B2 (ja) マイクロコンピュータ
JPH04305783A (ja) マイクロコンピュータ
JPH0454257B2 (enEXAMPLES)
JPS6170644A (ja) プログラムデバク方式
JPS62130436A (ja) トレ−ス制御装置
JPS60112140A (ja) スタックのアクセス方式
JPS626270B2 (enEXAMPLES)
JPS63298452A (ja) トレ−サ回路