JPS6244751B2 - - Google Patents

Info

Publication number
JPS6244751B2
JPS6244751B2 JP54057106A JP5710679A JPS6244751B2 JP S6244751 B2 JPS6244751 B2 JP S6244751B2 JP 54057106 A JP54057106 A JP 54057106A JP 5710679 A JP5710679 A JP 5710679A JP S6244751 B2 JPS6244751 B2 JP S6244751B2
Authority
JP
Japan
Prior art keywords
screen
memory
timing
read
field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54057106A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55149577A (en
Inventor
Michio Masuda
Tomomitsu Azeyanagi
Takuya Imaide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP5710679A priority Critical patent/JPS55149577A/ja
Priority to US06/074,761 priority patent/US4249213A/en
Priority to DE2937133A priority patent/DE2937133C2/de
Publication of JPS55149577A publication Critical patent/JPS55149577A/ja
Publication of JPS6244751B2 publication Critical patent/JPS6244751B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
JP5710679A 1978-09-14 1979-05-11 Television receiver Granted JPS55149577A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP5710679A JPS55149577A (en) 1979-05-11 1979-05-11 Television receiver
US06/074,761 US4249213A (en) 1978-09-14 1979-09-11 Picture-in-picture television receiver
DE2937133A DE2937133C2 (de) 1978-09-14 1979-09-13 Bild-im-Bild-Fernsehempfänger

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5710679A JPS55149577A (en) 1979-05-11 1979-05-11 Television receiver

Publications (2)

Publication Number Publication Date
JPS55149577A JPS55149577A (en) 1980-11-20
JPS6244751B2 true JPS6244751B2 (en, 2012) 1987-09-22

Family

ID=13046254

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5710679A Granted JPS55149577A (en) 1978-09-14 1979-05-11 Television receiver

Country Status (1)

Country Link
JP (1) JPS55149577A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4638360A (en) * 1985-09-03 1987-01-20 Rca Corporation Timing correction for a picture-in-picture television system
JPH0157868U (en, 2012) * 1987-10-05 1989-04-11

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55109082A (en) * 1979-02-14 1980-08-21 Sanyo Electric Co Ltd Double-screen television picture receiver

Also Published As

Publication number Publication date
JPS55149577A (en) 1980-11-20

Similar Documents

Publication Publication Date Title
US4249213A (en) Picture-in-picture television receiver
KR930006455B1 (ko) 화상 신호 발생 장치
JPS6292692A (ja) 多重画像表示テレビジヨン受像機
KR950014577B1 (ko) 고화질 텔레비젼의 픽쳐인픽쳐신호처리방법 및 그 장치
JP2005532740A (ja) 高精細度デインタレース／フレーム倍増回路およびその方法
JPS6325750B2 (en, 2012)
JP2975796B2 (ja) 文字表示装置
KR100316499B1 (ko) 영상신호처리회로
US6392672B1 (en) Adding method for ordered sorting of a group of windows on a display
KR950009698B1 (ko) 엔티에스씨/에치디티브이(ntsc/hdtvm) 듀얼 리시버의 라인 트리플러
JPS6244751B2 (en, 2012)
JPS6242555B2 (en, 2012)
KR100757735B1 (ko) 디스플레이 장치에서 메모리 최소화를 위한 수평 라인 활성시점 결정 방법 , 이를 이용하는 피아이피 수행방법 및이를 이용한 디스플레이 장치.
JPS6222506B2 (en, 2012)
JPH0583686A (ja) 映像信号入出力装置
US6407778B1 (en) Video signal processing
JP3237783B2 (ja) ２画面表示テレビ受信機
JPS6223507B2 (en, 2012)
US4903127A (en) Field generator with incomplete line correction
JPS5894278A (ja) テレビ受像機
KR940007547B1 (ko) 티브이 2화면 장치
JP2687346B2 (ja) 映像処理方法
JP2622622B2 (ja) 走査線数変換制御方式
KR970003427B1 (ko) 디지탈 비디오 신호의 스캔속도 변환장치
JPS6261197B2 (en, 2012)