JPS6244451B2 - - Google Patents
Info
- Publication number
- JPS6244451B2 JPS6244451B2 JP10195278A JP10195278A JPS6244451B2 JP S6244451 B2 JPS6244451 B2 JP S6244451B2 JP 10195278 A JP10195278 A JP 10195278A JP 10195278 A JP10195278 A JP 10195278A JP S6244451 B2 JPS6244451 B2 JP S6244451B2
- Authority
- JP
- Japan
- Prior art keywords
- noise
- signal
- pulse
- output
- composite signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000002131 composite material Substances 0.000 claims description 16
- 230000003111 delayed effect Effects 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 4
- 230000001629 suppression Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000005236 sound signal Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H20/00—Arrangements for broadcast or for distribution combined with broadcast
- H04H20/86—Arrangements characterised by the broadcast information itself
- H04H20/88—Stereophonic broadcast systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04H—BROADCAST COMMUNICATION
- H04H40/00—Arrangements specially adapted for receiving broadcast information
- H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
- H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
- H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
- H04H40/45—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving
- H04H40/72—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving for noise suppression
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Stereo-Broadcasting Methods (AREA)
- Noise Elimination (AREA)
Description
【発明の詳細な説明】
本発明はFMステレオ受信機におけるパルス性
雑音の抑圧方式に関するものでその抑圧が精度よ
くおこなえるようにしたものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for suppressing pulse noise in an FM stereo receiver, and is designed to perform the suppression with high precision.
従来この種のものは周波数弁別回路の出力信号
であるコンポジツト信号Ｓ(t)
Ｓ(t)＝Ｌ(t)＋Psinωｓ／２ｔ
＋〔Ｌ(t)−Ｒ(t)〕sinωsｔ
Ｌ(t)…左チヤンネル音声信号
Ｒ(t)…右チヤンネル音声信号
Ｐ…パイロツト信号振巾
ωｓ…副搬送波角周波数
（２π×38KHz）
に雑音パルスが重畳している間、同パルスが重畳
する直前のコンポジツト信号レベルを保持回路に
て保持し、この間同保持回路中に設けたパイロツ
ト信号同調回路、あるいは発振回路において19K
Hz成分の信号の“抜け”を補間するようにしてい
る。（たとえば特公昭51−7361号公報）
ただしこれらのものにおいては雑音パルス抑圧
中のコンポジツト信号の補間は19KHz成分のみで
あつて充分とはいえず波形補間不足による新たな
雑音が発生してしまう。 Conventionally, this type of signal is a composite signal S (t) S (t) = L (t) + P sinωs/2t + [L (t) − R (t) ] sinω s t L (t ) ...Left channel audio signal R (t) ...Right channel audio signal P...Pilot signal amplitude ωs...While a noise pulse is superimposed on the subcarrier angular frequency (2π×38KHz), the composite signal immediately before the same pulse is superimposed The signal level is held in a holding circuit, and during this time the pilot signal tuning circuit or oscillation circuit installed in the holding circuit
It is designed to interpolate "missing" signals in the Hz component. (For example, Japanese Patent Publication No. 51-7361) However, in these systems, the interpolation of the composite signal during noise pulse suppression is only for the 19 KHz component, which is not sufficient, and new noise is generated due to insufficient waveform interpolation.
本発明はこのような欠点を除去したもので、コ
ンポジツト信号に雑音パルスが重畳している間は
雑音パルスが重畳しているコンポジツト信号に代
えて、上記コンポジツト信号より19KHzパイロツ
ト信号周期の整数倍の時間だけ位相の進んだ（あ
るいは遅れた）コンポジツト信号をもつて補間す
ることにより同雑音パルスを抑圧するようにした
ものである。 The present invention eliminates such drawbacks, and while noise pulses are superimposed on the composite signal, instead of the composite signal on which the noise pulses are superimposed, a composite signal with an integer multiple of the 19KHz pilot signal period is used. This noise pulse is suppressed by interpolating with a composite signal whose phase is advanced (or delayed) by a certain amount of time.
以下本発明の一実施例を説明する。図面におい
て、１は周波数弁別回路の出力信号であるコンポ
ジツト信号Ｓtを入力し、雑音パルスＴNを検出し
た場合、出力が“１”になる雑音パルス検出器で
ある。（この場合、コンポジツト信号に重畳した
雑音パルスＴNの前縁から本検出器１の立上りま
での時間遅れをτDとする。）２は検出器１の立上
り時から一定時間T1（ＴN＜T1＜ＴD−τD，ＴD
…後述する遅延回路の遅延時間）の間出力が
“１”になるモノマルチでモノマルチ２の立下り
時は後述の遅延回路の出力に雑音パルス前縁が出
る直前とする。３はモノマルチ２の出力立下り時
より一定時間T2（T2＝ＴD）の間出力が“１”に
なるモノマルチ、４はコンポジツト信号Ｓtを一
定時間ＴD（ＴD＝ＴP＞ＴN，ＴP…コンポジツト
信号Ｓt中の19KHzパイロツト信号周期）遅延
し、ＳD(t)＝Ｓ(t-TD)を出力する遅延回路、５は
モノマルチ３の出力が“０”の間は遅延回路４の
出力ＳD(t)を、“１”の間はコンポジツト信号Ｓt
をそのまま出力するスイツチ回路である。 An embodiment of the present invention will be described below. In the drawing, reference numeral 1 denotes a noise pulse detector which inputs a composite signal S t which is an output signal of a frequency discrimination circuit, and outputs "1" when a noise pulse T N is detected. (In this case, the time delay from the leading edge of the noise pulse T N superimposed on the composite signal to the rise of the main detector 1 is assumed to be τ D. ) 2 is the constant time T 1 (T N <T 1 <T D −τ D , T D
In a monomulti whose output is "1" during the delay time of a delay circuit (to be described later), the falling edge of monomulti 2 is assumed to be just before the leading edge of a noise pulse appears at the output of a delay circuit (to be described later). 3 is a mono multi whose output is "1" for a certain period of time T 2 (T 2 = T D ) from when the output of mono multi 2 falls; 4 is a mono multi that outputs the composite signal S t for a certain period of time T D (T D = T 5 is a delay circuit that delays the 19KHz pilot signal period in the composite signal S t and outputs S D (t) = S (t-TD) . ”, the output S D(t) of the delay circuit 4 is output, and while it is “1”, the composite signal S t
This is a switch circuit that outputs as is.
第２図はその各部の動作を示す波形であつて、
ａ−１はＳt−ＳP，ａ−２はＳP＋Ｎで、〔ａ−
１〕＋〔ａ−２〕が雑音パルスＮを含んだコンポジ
ツト信号Ｓtになる。ここでＳPは19KHzのパイロ
ツト信号、Ｎは雑音である。 FIG. 2 shows waveforms showing the operation of each part,
a-1 is S t -S P , a-2 is S P +N, [a-
1]+[a-2] becomes a composite signal S t containing the noise pulse N. Here, S P is a 19KHz pilot signal, and N is noise.
ｂは雑音検出器１の出力信号、ｃはモノマルチ
２の出力信号、ｄはモノマルチ３の出力信号、ｅ
は遅延回路４の出力信号、ｆはスイツチ回路５の
出力でありＴDだけ遅延させた出力中に雑音Ｎが
含まれていた場合、ＴPだけ位相の進んだ遅延回
路４の入力で置きかえた状態である。 b is the output signal of noise detector 1, c is the output signal of monomulti 2, d is the output signal of monomulti 3, e
is the output signal of delay circuit 4, and f is the output of switch circuit 5. If noise N is included in the output delayed by T D , it is replaced with the input of delay circuit 4 whose phase is advanced by T P. state.
以上実施例により説明したが、雑音検出器１で
雑音パルスを検出した際それに相当する遅延信号
に代えて遅延回路４に加わる入力によつてその部
分を穴うめする形になるため、新たな雑音を発生
するということがない一方、従来のものに比べ簡
易に形成できる。 As explained above with reference to the embodiment, when a noise pulse is detected by the noise detector 1, instead of the corresponding delayed signal, the input to the delay circuit 4 fills in the hole, so that new noise is generated. While this method does not cause any problems, it can be formed more easily than conventional methods.
なお上記実施例では信号を常時遅延させてお
き、雑音を検出した際にはじめて遅延回路４を通
さないでコンポジツト信号を直接出力するように
したが、この実施例とは逆にしても良い。すなわ
ち雑音パルスが検出されない間はＳtをスイツチ
回路５を通じて直接出力しておき、雑音パルスが
存在している間遅延回路４の出力を採用するとい
うことである。ただし雑音パルスの前縁が遅延回
路４の入力となる直前にスイツチ回路５における
切換えがおこなえるように第３図のように周波数
弁別回路と遅延回路４の間に新たな遅延回路４１
を設け、さらに雑音検出器１はその遅延回路４１
の入力側より入力を得る必要がある。 In the above embodiment, the signal is always delayed and the composite signal is directly output without passing through the delay circuit 4 only when noise is detected, but this embodiment may be reversed. That is, while no noise pulse is detected, S t is output directly through the switch circuit 5, and while a noise pulse is present, the output of the delay circuit 4 is used. However, a new delay circuit 41 is installed between the frequency discrimination circuit and the delay circuit 4 as shown in FIG.
Further, the noise detector 1 has its delay circuit 41
It is necessary to obtain input from the input side of
本発明は上記のような構成であり、本発明によ
れば、新たな雑音を発生させることなく、パルス
性雑音を抑圧できる利点を有するものである。 The present invention has the above configuration, and has the advantage that pulse noise can be suppressed without generating new noise.
第１図は本発明の一実施例におけるパルス性雑
音除去方式を示すブロツク図、第２図はその動作
を示す波形図、第３図は他の実施例の一部ブロツ
ク図である。
１……雑音パルス検出器、２，３……モノマル
チ、４……遅延回路、５……スイツチ回路。
FIG. 1 is a block diagram showing a pulse noise removal method in one embodiment of the present invention, FIG. 2 is a waveform diagram showing its operation, and FIG. 3 is a partial block diagram of another embodiment. 1... Noise pulse detector, 2, 3... Monomulti, 4... Delay circuit, 5... Switch circuit.
Claims (1)
る間、上記コンポジツト信号を19KHzのパイロツ
ト信号周期の整数倍の時間進めた又は遅らせた信
号で補間することを特徴とするパルス性雑音抑圧
方式。1. A pulse noise suppression method characterized in that while a noise pulse is superimposed on a composite signal, the composite signal is interpolated with a signal that is advanced or delayed by an integral multiple of a 19KHz pilot signal period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10195278A JPS5528635A (en) | 1978-08-21 | 1978-08-21 | Suppression system of pulsive noise |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10195278A JPS5528635A (en) | 1978-08-21 | 1978-08-21 | Suppression system of pulsive noise |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5528635A JPS5528635A (en) | 1980-02-29 |
| JPS6244451B2 true JPS6244451B2 (en) | 1987-09-21 |
Family
ID=14314215
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10195278A Granted JPS5528635A (en) | 1978-08-21 | 1978-08-21 | Suppression system of pulsive noise |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5528635A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6172939U (en) * | 1984-10-19 | 1986-05-17 |
-
1978
- 1978-08-21 JP JP10195278A patent/JPS5528635A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5528635A (en) | 1980-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6244451B2 (en) | ||
| JPH0354492B2 (en) | ||
| JPS6212700B2 (en) | ||
| JPS5946457B2 (en) | Pulse noise suppression circuit | |
| US5606619A (en) | Circuit arrangement for deriving a signal indicating noise in a received stereo multiplex signal | |
| EP1548950B1 (en) | Noise removal device | |
| JPS6031329A (en) | Multi-path distortion reduction circuit | |
| JPH01501111A (en) | Method for receiving frequency modulated analog signals with digital processing and apparatus for carrying out the same | |
| JPS5946458B2 (en) | Pulse noise suppression device | |
| SU1185631A1 (en) | Device for synchronizing reference oscillation of broad-band demodulator | |
| JP3367728B2 (en) | FM receiver | |
| JP3213493B2 (en) | Noise removal circuit | |
| JPS59183380A (en) | Digital phase detector | |
| JPS5811144B2 (en) | noise suppression circuit | |
| JP3376320B2 (en) | Stereo demodulation circuit | |
| JPS6244605Y2 (en) | ||
| JPS5833734B2 (en) | FM stereo demodulation circuit | |
| JPS5823981B2 (en) | FM stereo receiver interference pulse suppression device | |
| JP2001285227A (en) | Fm multiplex demodulator | |
| JPS5835416B2 (en) | Pilot signal removal device for FM stereo receiver | |
| JPS59211322A (en) | Muting system | |
| JPS6331316A (en) | Fm noise elimination device | |
| JPS6221088Y2 (en) | ||
| SU458016A1 (en) | Magnetic recording and playback device | |
| JPS5917746A (en) | Fm stereophonic demodulating circuit |