JPS6242359B2 - - Google Patents
Info
- Publication number
- JPS6242359B2 JPS6242359B2 JP60164119A JP16411985A JPS6242359B2 JP S6242359 B2 JPS6242359 B2 JP S6242359B2 JP 60164119 A JP60164119 A JP 60164119A JP 16411985 A JP16411985 A JP 16411985A JP S6242359 B2 JPS6242359 B2 JP S6242359B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- output
- input
- memory
- pins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 description 11
- 230000006870 function Effects 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 239000008186 active pharmaceutical agent Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60164119A JPS6150280A (ja) | 1985-07-26 | 1985-07-26 | メモリ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60164119A JPS6150280A (ja) | 1985-07-26 | 1985-07-26 | メモリ |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10669176A Division JPS5332634A (en) | 1976-09-08 | 1976-09-08 | Memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6150280A JPS6150280A (ja) | 1986-03-12 |
JPS6242359B2 true JPS6242359B2 (fr) | 1987-09-08 |
Family
ID=15787109
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60164119A Granted JPS6150280A (ja) | 1985-07-26 | 1985-07-26 | メモリ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6150280A (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05304553A (ja) * | 1992-04-08 | 1993-11-16 | Nec Corp | ハンドセット筐体構造 |
JP2009043409A (ja) * | 2008-10-24 | 2009-02-26 | Elpida Memory Inc | 半導体記憶装置のテスト方法及び製造方法並びに半導体ウェハ |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6396797A (ja) * | 1986-10-13 | 1988-04-27 | Matsushita Electric Ind Co Ltd | 半導体メモリ |
US9262326B2 (en) * | 2006-08-14 | 2016-02-16 | Qualcomm Incorporated | Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem |
-
1985
- 1985-07-26 JP JP60164119A patent/JPS6150280A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05304553A (ja) * | 1992-04-08 | 1993-11-16 | Nec Corp | ハンドセット筐体構造 |
JP2009043409A (ja) * | 2008-10-24 | 2009-02-26 | Elpida Memory Inc | 半導体記憶装置のテスト方法及び製造方法並びに半導体ウェハ |
Also Published As
Publication number | Publication date |
---|---|
JPS6150280A (ja) | 1986-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6522163B1 (en) | Apparatus and method for coupling a first node to a second node using switches which are selectively clocked for fast switching times | |
US5831896A (en) | Memory cell | |
US4667310A (en) | Large scale circuit device containing simultaneously accessible memory cells | |
JPH0612632B2 (ja) | メモリ回路 | |
JPH0670778B2 (ja) | メモリ・システム | |
KR910000388B1 (ko) | 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리장치 | |
JPH0520834B2 (fr) | ||
JPH09320261A (ja) | 半導体記憶装置および制御信号発生回路 | |
EP0440176B1 (fr) | Dispositif de mémoire à semi-conducteurs | |
JPH07297705A (ja) | 出力バッファ回路 | |
JPH0315278B2 (fr) | ||
US5067109A (en) | Data output buffer circuit for a SRAM | |
JPH06195968A (ja) | 集積半導体メモリ装置 | |
JPS6240800B2 (fr) | ||
JPS6150281A (ja) | メモリ | |
JPS6242359B2 (fr) | ||
JPH0447397B2 (fr) | ||
JP2603145B2 (ja) | 半導体集積回路装置 | |
JPS6242360B2 (fr) | ||
JP3630847B2 (ja) | ラッチ回路 | |
EP0533578B1 (fr) | Dispositif de mémoire à semi-conducteurs avec possibilité de changer d'organisation des sorties avec opération à grande vitesse | |
JPH08138377A (ja) | 半導体記憶装置 | |
US5946269A (en) | Synchronous RAM controlling device and method | |
JPS6150300A (ja) | メモリ | |
US5555513A (en) | Data processing system having a compensation circuit for compensating for capacitive coupling on a bus |